Live demonstration: A low-power broad-bandwidth noise cancellation VLSI circuit design for in-ear headphones

Hong-Son Vu, Kuan-Hung Chen
{"title":"Live demonstration: A low-power broad-bandwidth noise cancellation VLSI circuit design for in-ear headphones","authors":"Hong-Son Vu, Kuan-Hung Chen","doi":"10.1109/ISCAS.2016.7539066","DOIUrl":null,"url":null,"abstract":"We have designed, fabricated, and tested a low-power broad-bandwidth noise cancellation VLSI circuit for in-ear headphones. The proposed design can attenuate 15 dB for broadband pink noise between 50-1500 Hz when operated at 20 MHz clock frequency at the costs of 84.2 k gates and power consumption of 6.59 mW only. Compared with the existing designs, the proposed work achieves higher noise cancellation performance in terms of 3 dB further and saves 97% power consumption.","PeriodicalId":6546,"journal":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"1 1","pages":"2375-2375"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2016.7539066","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We have designed, fabricated, and tested a low-power broad-bandwidth noise cancellation VLSI circuit for in-ear headphones. The proposed design can attenuate 15 dB for broadband pink noise between 50-1500 Hz when operated at 20 MHz clock frequency at the costs of 84.2 k gates and power consumption of 6.59 mW only. Compared with the existing designs, the proposed work achieves higher noise cancellation performance in terms of 3 dB further and saves 97% power consumption.
现场演示:用于入耳式耳机的低功耗宽带降噪VLSI电路设计
我们设计、制造并测试了一种用于入耳式耳机的低功耗宽带降噪VLSI电路。当工作在20 MHz时钟频率时,所提出的设计可以衰减50-1500 Hz之间的宽带粉红噪声15 dB,成本为84.2 k栅极,功耗仅为6.59 mW。与现有设计相比,本设计的降噪性能提高了3 dB,功耗节省了97%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信