Design Of LC Harmonic Notch Filter for Ripple Reduction in Step-Down DC-DC Buck Converter

MinhTri Tran, Y. Kobori, A. Kuwana, Haruo Kobayashi
{"title":"Design Of LC Harmonic Notch Filter for Ripple Reduction in Step-Down DC-DC Buck Converter","authors":"MinhTri Tran, Y. Kobori, A. Kuwana, Haruo Kobayashi","doi":"10.1109/ICSICT49897.2020.9278270","DOIUrl":null,"url":null,"abstract":"This paper proposes the design of an LC harmonic notch filter to improve the output ripple in an inductor type step-down DC-DC buck converter. To examine the overshoot voltage of the converter, the transfer function and its self-loop function of the power stage were analyzed. The LC network was designed at the 180 kHz harmonic frequency and added at the output node of the power stage of the converter. As a result, the ripple was reduced by 3 dB (from -35 dBV to -42 dBV at 180 kHz). The ripple level was kept below 5 mVpp, which is small enough compared to 5 V desired voltage.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"38 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278270","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper proposes the design of an LC harmonic notch filter to improve the output ripple in an inductor type step-down DC-DC buck converter. To examine the overshoot voltage of the converter, the transfer function and its self-loop function of the power stage were analyzed. The LC network was designed at the 180 kHz harmonic frequency and added at the output node of the power stage of the converter. As a result, the ripple was reduced by 3 dB (from -35 dBV to -42 dBV at 180 kHz). The ripple level was kept below 5 mVpp, which is small enough compared to 5 V desired voltage.
降压DC-DC降压变换器中LC谐波陷波滤波器的设计
为了改善电感型降压DC-DC降压变换器的输出纹波,提出了一种LC谐波陷波滤波器的设计。为了检测变换器的过调电压,分析了功率级的传递函数及其自环函数。LC网络设计为180 kHz谐波频率,并添加在变换器功率级输出节点。结果,纹波减少了3db(在180 kHz时从-35 dBV到-42 dBV)。纹波电平保持在5 mVpp以下,与5 V期望电压相比,这已经足够小了。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信