Establishing the Single-Phase Cooling Limit for Liquid-Cooled High Performance Electronic Devices

G. Refai-Ahmed, Hoa Do, Yaser Hadad, S. Rangarajan, B. Sammakia, V. Gektin, T. Cader
{"title":"Establishing the Single-Phase Cooling Limit for Liquid-Cooled High Performance Electronic Devices","authors":"G. Refai-Ahmed, Hoa Do, Yaser Hadad, S. Rangarajan, B. Sammakia, V. Gektin, T. Cader","doi":"10.1109/EPTC50525.2020.9315014","DOIUrl":null,"url":null,"abstract":"The objective of this paper is to establish the cooling limit for forced single-phase liquid-cooling of high performance electronic devices such as CPUs, FPGAs and GPUs. This limit is established based on the design and optimization of a liquid-cooled copper cold plate populated with microchannels, which is used to cool a single chip with uniform heat flux. A shape optimization strategy based on the RSM (response surface method) was used to minimize pressure drop and maximum chip case temperature. The effects of the fin thickness and channel spacing were captured by the numerical simulation. The optimization was performed for constant values of coolant flow rate and chip power. The influence of fin geometry, channel geometry total heat transfer surface area on the hydraulic and thermal performance of the heat sink was determined using CFD (computational fluid dynamics) simulations at RSM design points. The optimum designs were achieved by minimizing a weighted objective function defined based on response parameters using the JAYA algorithm. Finally, a parametric study was performed to establish the thermal limit of the single-phase liquid-cooled heat sink within a constrained pressure drop of 10kPa. The best-performing heat sink shows a resistance 0.15 °C cm2/W (based on chip area of 4cm2). The current proposed liquid-cooled heat sink can handle close to 170W/cm2 at a thermal budget of 50°C from chip to the ambient under controlled pressure drop of less than 10 kPa.","PeriodicalId":6790,"journal":{"name":"2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)","volume":"31 1","pages":"340-346"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC50525.2020.9315014","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The objective of this paper is to establish the cooling limit for forced single-phase liquid-cooling of high performance electronic devices such as CPUs, FPGAs and GPUs. This limit is established based on the design and optimization of a liquid-cooled copper cold plate populated with microchannels, which is used to cool a single chip with uniform heat flux. A shape optimization strategy based on the RSM (response surface method) was used to minimize pressure drop and maximum chip case temperature. The effects of the fin thickness and channel spacing were captured by the numerical simulation. The optimization was performed for constant values of coolant flow rate and chip power. The influence of fin geometry, channel geometry total heat transfer surface area on the hydraulic and thermal performance of the heat sink was determined using CFD (computational fluid dynamics) simulations at RSM design points. The optimum designs were achieved by minimizing a weighted objective function defined based on response parameters using the JAYA algorithm. Finally, a parametric study was performed to establish the thermal limit of the single-phase liquid-cooled heat sink within a constrained pressure drop of 10kPa. The best-performing heat sink shows a resistance 0.15 °C cm2/W (based on chip area of 4cm2). The current proposed liquid-cooled heat sink can handle close to 170W/cm2 at a thermal budget of 50°C from chip to the ambient under controlled pressure drop of less than 10 kPa.
建立液冷高性能电子器件的单相冷却极限
本文的目的是建立高性能电子器件(如cpu、fpga和gpu)强制单相液冷的冷却极限。该极限是通过设计和优化一种装有微通道的液冷铜冷板来建立的,该冷板用于以均匀的热流密度冷却单个芯片。采用基于响应面法(RSM)的形状优化策略,实现了压降最小化和芯片外壳温度最大化。数值模拟捕捉到了翅片厚度和通道间距的影响。在冷却剂流量和芯片功率恒定的情况下进行了优化。采用CFD(计算流体力学)模拟方法,在RSM设计点上确定了翅片几何形状、通道几何形状总传热表面积对散热器水力和热性能的影响。采用JAYA算法对基于响应参数定义的加权目标函数进行最小化,实现了优化设计。最后,进行了参数化研究,确定了单相液冷散热器在约束压降为10kPa时的热极限。性能最好的散热器的电阻为0.15°C cm2/W(基于芯片面积为4cm2)。目前提出的液冷散热器在从芯片到环境的热预算为50°C,压降控制在10 kPa以下时,可以处理接近170W/cm2的热量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信