Power distribution design considerations and methodology for multi-gigabit I/Os

Abstract

This paper presents a methodology to design and analyze power integrity for high-speed I/O systems. It describes the separation of supply noise into budget components that can be addressed separately. The major contributions and issues for each analysis step are discussed, and a modeling methodology is presented that balances model complexity and accuracy