Realization of a 1.5 bits/stage pipeline ADC using switched capacitor technique

Abstract

Various types of ADCs are available in the market with their relative strengths and constraints. Pipeline ADC is the latest inclusion in this list. It is very high speed and high resolution in nature. To make the conversion error free, a digital error correction technique has been used which is termed as 1.5 bits/stage. This design is a very useful technique to eliminate error due to comparator offset. The architecture is so designed that it does not need any extra circuitry for error detection and correction. To realize 4 bits from 4 stages, 1.5 bits/stage technique is used and error curves are drawn between theoretical and practical values which shows close proximity between them.