A Sub-Threshold Microwave RFID Tag Chip, Compatible With RFID MIMO Reader Technology

IF 2.3 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Sanaz Haddadian;J. Christoph Scheytt;Gerd vom Bögel;Thorben Grenter
{"title":"A Sub-Threshold Microwave RFID Tag Chip, Compatible With RFID MIMO Reader Technology","authors":"Sanaz Haddadian;J. Christoph Scheytt;Gerd vom Bögel;Thorben Grenter","doi":"10.1109/JRFID.2023.3308332","DOIUrl":null,"url":null,"abstract":"We present a fully integrated radio frequency identifications transponder chip operating at 5.8 GHz, which is compatible with the class-1 generation-2 of the Electronic Product Code protocol (EPC-C1 G2). The tag chip including the analog front-end and the digital baseband processor, are designed in the sub-threshold regime (0.5 V) with a total supply current of less than <inline-formula> <tex-math notation=\"LaTeX\">$50~\\mu \\text{A}$ </tex-math></inline-formula>. As a power scavenging unit, a single-stage differential-drive rectifier structure is designed and fabricated with standard threshold voltage (SVT) MOS elements in a commercial 65-nm CMOS process, to provide 0.8 V of rectified voltage. Measurements performed on the fabricated single-stage structure show a maximum power conversion efficiency of 69.6% for a 22 <inline-formula> <tex-math notation=\"LaTeX\">$\\text{k}\\Omega $ </tex-math></inline-formula> load and a sensitivity of −12.5 dBm, which corresponds to more than 1 m of reading range. The power conversion efficiency at this range is about 64%.","PeriodicalId":73291,"journal":{"name":"IEEE journal of radio frequency identification","volume":"7 ","pages":"556-563"},"PeriodicalIF":2.3000,"publicationDate":"2023-08-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/iel7/7433271/10004382/10233935.pdf","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE journal of radio frequency identification","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10233935/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

We present a fully integrated radio frequency identifications transponder chip operating at 5.8 GHz, which is compatible with the class-1 generation-2 of the Electronic Product Code protocol (EPC-C1 G2). The tag chip including the analog front-end and the digital baseband processor, are designed in the sub-threshold regime (0.5 V) with a total supply current of less than $50~\mu \text{A}$ . As a power scavenging unit, a single-stage differential-drive rectifier structure is designed and fabricated with standard threshold voltage (SVT) MOS elements in a commercial 65-nm CMOS process, to provide 0.8 V of rectified voltage. Measurements performed on the fabricated single-stage structure show a maximum power conversion efficiency of 69.6% for a 22 $\text{k}\Omega $ load and a sensitivity of −12.5 dBm, which corresponds to more than 1 m of reading range. The power conversion efficiency at this range is about 64%.
一种与RFID MIMO读卡器技术兼容的亚阈值微波RFID标签芯片
我们提出了一种完全集成的射频识别转发器芯片,工作频率为5.8 GHz,与电子产品代码协议(EPC-C1 G2)的1类生成2兼容。标签芯片包括模拟前端和数字基带处理器,设计在亚阈值状态(0.5V)下,总供电电流小于50美元。作为功率清除单元,在商用65nm CMOS工艺中,用标准阈值电压(SVT)MOS元件设计和制造了单级差分驱动整流器结构,以提供0.8V的整流电压。对制造的单级结构进行的测量显示,22$\text{k}\Omega$负载的最大功率转换效率为69.6%,灵敏度为-12.5dBm,对应于超过1m的读取范围。在该范围内的功率转换效率约为64%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
5.70
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信