P. Moallem, M. Ehsanpour, A. Bolhasani, Mehrdad Montazeri
{"title":"Optimized reversible arithmetic logic units","authors":"P. Moallem, M. Ehsanpour, A. Bolhasani, Mehrdad Montazeri","doi":"10.1007/S11767-014-4081-Y","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":68913,"journal":{"name":"Journal of ElectronicsChina","volume":"33 1","pages":"394-405"},"PeriodicalIF":0.0000,"publicationDate":"2014-10-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1007/S11767-014-4081-Y","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of ElectronicsChina","FirstCategoryId":"1087","ListUrlMain":"https://doi.org/10.1007/S11767-014-4081-Y","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
京公网安备 11010802042870号
求助内容：
应助结果提醒方式：
