BDD-Based Topology Optimization for Low-Power DTIG FinFET Circuits

IF 1.3 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
H. Ni, Jianping Hu, Xuqiang Zhang, Haotian Zhu
{"title":"BDD-Based Topology Optimization for Low-Power DTIG FinFET Circuits","authors":"H. Ni, Jianping Hu, Xuqiang Zhang, Haotian Zhu","doi":"10.1155/2019/8292653","DOIUrl":null,"url":null,"abstract":"This paper proposed a logic synthesis method based on binary decision diagram (BDD) representation. The proposed method is optimized for dual-threshold independent-gate (DTIG) FinFET circuits. The algorithm of the BDD-based topology optimization is stated in detail. Some kinds of feature subgraph structures of a BDD are extracted by the extraction algorithm and then fed to mapping algorithm to get a final optimized circuit based on predefined DTIG FinFET logic gates. Some MCNC benchmark circuits are tested under the proposed synthesis method by comparing with ABC, DC tools. The simulations show that the proposed synthesis method can obtain performance improvement for DTIG FinFET circuits.","PeriodicalId":43355,"journal":{"name":"Active and Passive Electronic Components","volume":" ","pages":""},"PeriodicalIF":1.3000,"publicationDate":"2019-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1155/2019/8292653","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Active and Passive Electronic Components","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1155/2019/8292653","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 1

Abstract

This paper proposed a logic synthesis method based on binary decision diagram (BDD) representation. The proposed method is optimized for dual-threshold independent-gate (DTIG) FinFET circuits. The algorithm of the BDD-based topology optimization is stated in detail. Some kinds of feature subgraph structures of a BDD are extracted by the extraction algorithm and then fed to mapping algorithm to get a final optimized circuit based on predefined DTIG FinFET logic gates. Some MCNC benchmark circuits are tested under the proposed synthesis method by comparing with ABC, DC tools. The simulations show that the proposed synthesis method can obtain performance improvement for DTIG FinFET circuits.
基于BDD的低功耗DTIG FinFET电路拓扑优化
本文提出了一种基于二进制决策图(BDD)表示的逻辑综合方法。该方法针对双阈值独立门(DTIG)FinFET电路进行了优化。详细阐述了基于BDD的拓扑优化算法。提取算法提取BDD的某些特征子图结构,然后将其输入到映射算法中,得到基于预定义DTIG FinFET逻辑门的最终优化电路。通过与ABC、DC工具的比较,在所提出的综合方法下对一些MCNC基准电路进行了测试。仿真结果表明,该综合方法可以提高DTIG FinFET电路的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Active and Passive Electronic Components
Active and Passive Electronic Components ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
1.30
自引率
0.00%
发文量
1
审稿时长
13 weeks
期刊介绍: Active and Passive Electronic Components is an international journal devoted to the science and technology of all types of electronic components. The journal publishes experimental and theoretical papers on topics such as transistors, hybrid circuits, integrated circuits, MicroElectroMechanical Systems (MEMS), sensors, high frequency devices and circuits, power devices and circuits, non-volatile memory technologies such as ferroelectric and phase transition memories, and nano electronics devices and circuits.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信