Enhancing active model learning with equivalence checking using simulation relations

IF 0.7 4区计算机科学 Q3 COMPUTER SCIENCE, THEORY & METHODS

Formal Methods in System Design Pub Date : 2023-08-06 DOI:10.1007/s10703-023-00433-y

Natasha Yogananda Jeppu, T. Melham, D. Kroening

引用次数: 0

Abstract Image

查看原文本刊更多论文

利用仿真关系进行等价检验，增强主动模型学习

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Formal Methods in System Design 工程技术-计算机：理论方法

CiteScore

2.00

自引率

12.50%

发文量

审稿时长

>12 weeks

期刊介绍： The focus of this journal is on formal methods for designing, implementing, and validating the correctness of hardware (VLSI) and software systems. The stimulus for starting a journal with this goal came from both academia and industry. In both areas, interest in the use of formal methods has increased rapidly during the past few years. The enormous cost and time required to validate new designs has led to the realization that more powerful techniques must be developed. A number of techniques and tools are currently being devised for improving the reliability, and robustness of complex hardware and software systems. While the boundary between the (sub)components of a system that are cast in hardware, firmware, or software continues to blur, the relevant design disciplines and formal methods are maturing rapidly. Consequently, an important (and useful) collection of commonly applicable formal methods are expected to emerge that will strongly influence future design environments and design methods.