Linear conductance update improvement of CMOS-compatible second-order memristors for fast and energy-efficient training of a neural network using a memristor crossbar array†

IF 6.6 2区 材料科学 Q1 CHEMISTRY, PHYSICAL
See-On Park, Taehoon Park, Hakcheon Jeong, Seokman Hong, Seokho Seo, Yunah Kwon, Jongwon Lee and Shinhyun Choi
{"title":"Linear conductance update improvement of CMOS-compatible second-order memristors for fast and energy-efficient training of a neural network using a memristor crossbar array†","authors":"See-On Park, Taehoon Park, Hakcheon Jeong, Seokman Hong, Seokho Seo, Yunah Kwon, Jongwon Lee and Shinhyun Choi","doi":"10.1039/D3NH00121K","DOIUrl":null,"url":null,"abstract":"<p >Memristors are two-terminal memory devices that can change the conductance state and store analog values. Thanks to their simple structure, suitability for high-density integration, and non-volatile characteristics, memristors have been intensively studied as synapses in artificial neural network systems. Memristive synapses in neural networks have theoretically better energy efficiency compared with conventional von Neumann computing processors. However, memristor crossbar array-based neural networks usually suffer from low accuracy because of the non-ideal factors of memristors such as non-linearity and asymmetry, which prevent weights from being programmed to their targeted values. In this article, the improvement in linearity and symmetry of pulse update of a fully CMOS-compatible HfO<small><sub>2</sub></small>-based memristor is discussed, by using a second-order memristor effect with a heating pulse and a voltage divider composed of a series resistor and two diodes. We also demonstrate that the improved device characteristics enable energy-efficient and fast training of a memristor crossbar array-based neural network with high accuracy through a realistic model-based simulation. By improving the memristor device's linearity and symmetry, our results open up the possibility of a trainable memristor crossbar array-based neural network system that possesses great energy efficiency, high area efficiency, and high accuracy at the same time.</p>","PeriodicalId":93,"journal":{"name":"Nanoscale Horizons","volume":" 10","pages":" 1366-1376"},"PeriodicalIF":6.6000,"publicationDate":"2023-06-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nanoscale Horizons","FirstCategoryId":"88","ListUrlMain":"https://pubs.rsc.org/en/content/articlelanding/2023/nh/d3nh00121k","RegionNum":2,"RegionCategory":"材料科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"CHEMISTRY, PHYSICAL","Score":null,"Total":0}
引用次数: 0

Abstract

Memristors are two-terminal memory devices that can change the conductance state and store analog values. Thanks to their simple structure, suitability for high-density integration, and non-volatile characteristics, memristors have been intensively studied as synapses in artificial neural network systems. Memristive synapses in neural networks have theoretically better energy efficiency compared with conventional von Neumann computing processors. However, memristor crossbar array-based neural networks usually suffer from low accuracy because of the non-ideal factors of memristors such as non-linearity and asymmetry, which prevent weights from being programmed to their targeted values. In this article, the improvement in linearity and symmetry of pulse update of a fully CMOS-compatible HfO2-based memristor is discussed, by using a second-order memristor effect with a heating pulse and a voltage divider composed of a series resistor and two diodes. We also demonstrate that the improved device characteristics enable energy-efficient and fast training of a memristor crossbar array-based neural network with high accuracy through a realistic model-based simulation. By improving the memristor device's linearity and symmetry, our results open up the possibility of a trainable memristor crossbar array-based neural network system that possesses great energy efficiency, high area efficiency, and high accuracy at the same time.

Abstract Image

CMOS兼容二阶忆阻器的线性电导更新改进,用于使用忆阻器交叉阵列快速高效地训练神经网络†
忆阻器是一种两端存储设备,可以改变电导状态并存储模拟值。忆阻器由于其结构简单、适用于高密度集成和非易失性特性,在人工神经网络系统中作为突触得到了深入研究。与传统的冯·诺依曼计算处理器相比,神经网络中的忆阻突触理论上具有更好的能量效率。然而,基于忆阻器交叉阵列的神经网络通常精度较低,因为忆阻器的非理想因素,如非线性和不对称性,阻碍了权重被编程为其目标值。在本文中,通过使用具有加热脉冲的二阶忆阻器效应和由串联电阻器和两个二极管组成的分压器,讨论了完全CMOS兼容的基于HfO2的忆阻器的脉冲更新的线性和对称性的改善。我们还证明,通过基于现实模型的模拟,改进的器件特性能够高效、快速地训练基于忆阻器交叉阵列的高精度神经网络。通过提高忆阻器器件的线性和对称性,我们的结果为基于可训练忆阻器交叉阵列的神经网络系统开辟了可能性,该系统同时具有高能量效率、高面积效率和高精度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Nanoscale Horizons
Nanoscale Horizons Materials Science-General Materials Science
CiteScore
16.30
自引率
1.00%
发文量
141
期刊介绍: Nanoscale Horizons stands out as a premier journal for publishing exceptionally high-quality and innovative nanoscience and nanotechnology. The emphasis lies on original research that introduces a new concept or a novel perspective (a conceptual advance), prioritizing this over reporting technological improvements. Nevertheless, outstanding articles showcasing truly groundbreaking developments, including record-breaking performance, may also find a place in the journal. Published work must be of substantial general interest to our broad and diverse readership across the nanoscience and nanotechnology community.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信