Interfacial Electrical and Microstructural Characterization of a Conductive Polysilicon Direct Bonding for MEMS Wafer-Level Packaging

IF 3.5 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Vincent Pares;Amrid Amnache;Khaled Belarbi;Simon Landry;Jose Francisco Ambia Campos;Romain Stricher;Nadi Braidy;Serge Ecoffey;Luc G. Fréchette
{"title":"Interfacial Electrical and Microstructural Characterization of a Conductive Polysilicon Direct Bonding for MEMS Wafer-Level Packaging","authors":"Vincent Pares;Amrid Amnache;Khaled Belarbi;Simon Landry;Jose Francisco Ambia Campos;Romain Stricher;Nadi Braidy;Serge Ecoffey;Luc G. Fréchette","doi":"10.1109/JMEMS.2026.3708781","DOIUrl":null,"url":null,"abstract":"Conductive direct bonding can simplify MEMS wafer level integration by creating electrical connections directly at the bonding plane, without adding dedicated metallization schemes or feedthrough modules. It also preserves a higher post bonding thermal budget, which is beneficial for devices requiring high temperatures steps such as resonator and piezoelectric film optimization. Achieving electrical conduction is difficult with hydrophilic direct bonding because the interfacial oxide is electrically insulating. In contrast, hydrophobic direct bonding can avoid forming a continuous oxide and enable direct Si-Si conduction paths, but is more challenging and requires tighter control of surface state and bonding conditions. This work electrically and structurally characterizes in situ doped polysilicon (ISDP) hydrophobic bonding interface. Dedicated electrical test structures show ohmic behavior with contact resistivities as low as <inline-formula> <tex-math>$\\rho _{c} = 4~\\Omega $ </tex-math></inline-formula>. <inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m<sup>2</sup> across multiple ISDP film variant (different thicknesses, with or without prebonding anneal). TEM reveals locally reconstructed regions where the interface behaves as a grain boundary and is fully closed. Across all ISDP thicknesses and thermal histories, the interfaces exhibit contact resistivities compatible with conductive wafer-level packaging, offering design flexibility for MEMS requiring an all-silicon solution.[2026-0053]","PeriodicalId":16621,"journal":{"name":"Journal of Microelectromechanical Systems","volume":"35 5","pages":"1007-1018"},"PeriodicalIF":3.5000,"publicationDate":"2026-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Microelectromechanical Systems","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11599825/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/7/8 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Conductive direct bonding can simplify MEMS wafer level integration by creating electrical connections directly at the bonding plane, without adding dedicated metallization schemes or feedthrough modules. It also preserves a higher post bonding thermal budget, which is beneficial for devices requiring high temperatures steps such as resonator and piezoelectric film optimization. Achieving electrical conduction is difficult with hydrophilic direct bonding because the interfacial oxide is electrically insulating. In contrast, hydrophobic direct bonding can avoid forming a continuous oxide and enable direct Si-Si conduction paths, but is more challenging and requires tighter control of surface state and bonding conditions. This work electrically and structurally characterizes in situ doped polysilicon (ISDP) hydrophobic bonding interface. Dedicated electrical test structures show ohmic behavior with contact resistivities as low as $\rho _{c} = 4~\Omega $ . $\mu $ m2 across multiple ISDP film variant (different thicknesses, with or without prebonding anneal). TEM reveals locally reconstructed regions where the interface behaves as a grain boundary and is fully closed. Across all ISDP thicknesses and thermal histories, the interfaces exhibit contact resistivities compatible with conductive wafer-level packaging, offering design flexibility for MEMS requiring an all-silicon solution.[2026-0053]
用于MEMS晶圆级封装的导电多晶硅直接键合的界面电学和微观结构表征
导电直接键合可以通过直接在键合平面上创建电气连接来简化MEMS晶圆级集成,而无需添加专用的金属化方案或馈通模块。它还保留了较高的键合后热预算,这对于需要高温步骤的器件(如谐振器和压电薄膜优化)是有益的。由于界面氧化物是电绝缘的,因此在亲水性直接键合中实现导电是困难的。相比之下,疏水直接键合可以避免形成连续的氧化物,并实现直接的Si-Si传导路径,但更具挑战性,需要更严格地控制表面状态和键合条件。这项工作在电和结构上表征了原位掺杂多晶硅(ISDP)疏水键合界面。专用的电气测试结构显示欧姆行为,接触电阻率低至$\rho _{c} = 4~\Omega $。$\mu $ m2跨多个ISDP膜变体(不同厚度,带或不带预粘合退火)。透射电镜显示了局部重建区域,其中界面表现为晶界并且完全封闭。在所有ISDP厚度和热历史中,接口具有与导电晶圆级封装兼容的接触电阻率,为需要全硅解决方案的MEMS提供设计灵活性。[2026-0053]
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Journal of Microelectromechanical Systems
Journal of Microelectromechanical Systems 工程技术-工程:电子与电气
CiteScore
6.20
自引率
7.40%
发文量
115
审稿时长
7.5 months
期刊介绍: The topics of interest include, but are not limited to: devices ranging in size from microns to millimeters, IC-compatible fabrication techniques, other fabrication techniques, measurement of micro phenomena, theoretical results, new materials and designs, micro actuators, micro robots, micro batteries, bearings, wear, reliability, electrical interconnections, micro telemanipulation, and standards appropriate to MEMS. Application examples and application oriented devices in fluidics, optics, bio-medical engineering, etc., are also of central interest.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书