Chuanhang Shao;Min Song;Zhen Zhang;Jichao Sui;Ming Zhang;Yin Zhang;Zhangqing He;Meilin Wan
{"title":"A High-Precision Reference-Free Relaxation Oscillator With Supply-Tracking Switching Threshold","authors":"Chuanhang Shao;Min Song;Zhen Zhang;Jichao Sui;Ming Zhang;Yin Zhang;Zhangqing He;Meilin Wan","doi":"10.1109/TVLSI.2026.3682877","DOIUrl":null,"url":null,"abstract":"Conventional relaxation oscillators typically rely on reference circuits to generate switching threshold voltages or charging currents, resulting in increased chip area and power consumption. This article presents a high-precision relaxation oscillator that eliminates the need for reference circuits. A holding capacitor is charged through a timing resistor, and the switching threshold voltage is directly derived from the power supply using a resistor divider. Since both the charging speed and the switching threshold voltage scale with <inline-formula> <tex-math>$V_{\\!D\\!D}$ </tex-math></inline-formula>, their dependencies cancel each other out, resulting in an oscillation period determined solely by the time constant of the holding capacitor and timing resistor. Moreover, the tracking behavior of the switching threshold with respect to <inline-formula> <tex-math>$V_{\\!D\\!D}$ </tex-math></inline-formula> further reduces the sensitivity of the comparator delay to supply voltage variations. A dual-path charge–discharge scheme is also employed to eliminate frequency deviations caused by digital logic delays and capacitor discharge time. Fabricated in a 110-nm CMOS process, the oscillator operates at 24.5 MHz with an active area of 0.026 mm<sup>2</sup>. Measurement results indicate a power consumption of <inline-formula> <tex-math>$160~\\mu $ </tex-math></inline-formula>W and a maximum frequency error of 1.88% across a temperature range from −55 °C to 125 °C, corresponding to a temperature coefficient of 140 ppm/°C. When <inline-formula> <tex-math>$V_{\\!D\\!D}$ </tex-math></inline-formula> increases from 3.0 to 3.6 V, the output frequency variation is 0.4%.","PeriodicalId":13425,"journal":{"name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","volume":"34 7","pages":"2074-2085"},"PeriodicalIF":3.2000,"publicationDate":"2026-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11481008/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/4/14 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
Conventional relaxation oscillators typically rely on reference circuits to generate switching threshold voltages or charging currents, resulting in increased chip area and power consumption. This article presents a high-precision relaxation oscillator that eliminates the need for reference circuits. A holding capacitor is charged through a timing resistor, and the switching threshold voltage is directly derived from the power supply using a resistor divider. Since both the charging speed and the switching threshold voltage scale with $V_{\!D\!D}$ , their dependencies cancel each other out, resulting in an oscillation period determined solely by the time constant of the holding capacitor and timing resistor. Moreover, the tracking behavior of the switching threshold with respect to $V_{\!D\!D}$ further reduces the sensitivity of the comparator delay to supply voltage variations. A dual-path charge–discharge scheme is also employed to eliminate frequency deviations caused by digital logic delays and capacitor discharge time. Fabricated in a 110-nm CMOS process, the oscillator operates at 24.5 MHz with an active area of 0.026 mm2. Measurement results indicate a power consumption of $160~\mu $ W and a maximum frequency error of 1.88% across a temperature range from −55 °C to 125 °C, corresponding to a temperature coefficient of 140 ppm/°C. When $V_{\!D\!D}$ increases from 3.0 to 3.6 V, the output frequency variation is 0.4%.
期刊介绍:
The IEEE Transactions on VLSI Systems is published as a monthly journal under the co-sponsorship of the IEEE Circuits and Systems Society, the IEEE Computer Society, and the IEEE Solid-State Circuits Society.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels.
To address this critical area through a common forum, the IEEE Transactions on VLSI Systems have been founded. The editorial board, consisting of international experts, invites original papers which emphasize and merit the novel systems integration aspects of microelectronic systems including interactions among systems design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and systems level qualification. Thus, the coverage of these Transactions will focus on VLSI/ULSI microelectronic systems integration.