{"title":"A Data-Driven Approach to Online Fault Detection in RRAM-Based Neuromorphic Hardware Using Adversarial-Inspired Test","authors":"Ming Cheng;Xiao-Chun Li;David Keezer","doi":"10.1109/TVLSI.2026.3667040","DOIUrl":null,"url":null,"abstract":"Resistive random access memory (RRAM)-based neuromorphic computing systems (RNCS) show great promise for low-power edge computing applications. However, hardware reliability issues in RRAM devices remain unresolved. Due to the inherent fault tolerance of RNCS, many faults do not immediately degrade system accuracy, but minor faults may pose latent risks. Meanwhile, traditional fault detection methods are insufficient for edge systems that require strict efficiency and real-time operation. This work proposes a data-driven approach based on multistage extreme gradient boosting (XGBoost) and adversarial-inspired test, specifically designed for fast online fault detection in RNCS, focusing on cell-level SAF detection under diverse fault distributions. Experiments on convolutional layers of pretrained convolutional neural network (CNN) models in RNCS demonstrate the framework’s effectiveness for real-time SAF diagnosis. Under low fault rate conditions, the proposed approach achieves an average recall of 99.8% and an average <inline-formula> <tex-math>$F1$ </tex-math></inline-formula>-score of 99.5%. In addition, the test dataset generated using the iterative fast gradient sign method (IFGSM) (adversarial-inspired test) effectively improves the distinguishability of RNCS fault-induced output signatures.","PeriodicalId":13425,"journal":{"name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","volume":"34 6","pages":"1953-1964"},"PeriodicalIF":3.2000,"publicationDate":"2026-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11419654/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/3/3 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
Resistive random access memory (RRAM)-based neuromorphic computing systems (RNCS) show great promise for low-power edge computing applications. However, hardware reliability issues in RRAM devices remain unresolved. Due to the inherent fault tolerance of RNCS, many faults do not immediately degrade system accuracy, but minor faults may pose latent risks. Meanwhile, traditional fault detection methods are insufficient for edge systems that require strict efficiency and real-time operation. This work proposes a data-driven approach based on multistage extreme gradient boosting (XGBoost) and adversarial-inspired test, specifically designed for fast online fault detection in RNCS, focusing on cell-level SAF detection under diverse fault distributions. Experiments on convolutional layers of pretrained convolutional neural network (CNN) models in RNCS demonstrate the framework’s effectiveness for real-time SAF diagnosis. Under low fault rate conditions, the proposed approach achieves an average recall of 99.8% and an average $F1$ -score of 99.5%. In addition, the test dataset generated using the iterative fast gradient sign method (IFGSM) (adversarial-inspired test) effectively improves the distinguishability of RNCS fault-induced output signatures.
期刊介绍:
The IEEE Transactions on VLSI Systems is published as a monthly journal under the co-sponsorship of the IEEE Circuits and Systems Society, the IEEE Computer Society, and the IEEE Solid-State Circuits Society.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels.
To address this critical area through a common forum, the IEEE Transactions on VLSI Systems have been founded. The editorial board, consisting of international experts, invites original papers which emphasize and merit the novel systems integration aspects of microelectronic systems including interactions among systems design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and systems level qualification. Thus, the coverage of these Transactions will focus on VLSI/ULSI microelectronic systems integration.