SparseMap: A Sparse Tensor Accelerator Framework Based on Evolution Strategy

IF 3.6 3区 计算机科学 Q2 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Boran Zhao;Haiming Zhai;Zihang Yuan;Hetian Liu;Tian Xia;Wenzhe Zhao;Pengju Ren
{"title":"SparseMap: A Sparse Tensor Accelerator Framework Based on Evolution Strategy","authors":"Boran Zhao;Haiming Zhai;Zihang Yuan;Hetian Liu;Tian Xia;Wenzhe Zhao;Pengju Ren","doi":"10.1109/TCAD.2025.3621407","DOIUrl":null,"url":null,"abstract":"The growing demand for sparse tensor algebra (SpTA) in machine learning and big data has driven the development of various sparse tensor accelerators (SpTAs). However, most existing manually designed accelerators are limited to specific scenarios, and it is time-consuming and challenging to adjust a large number of design factors when scenarios change. Therefore, automating the design of SpTA accelerators is crucial. Nevertheless, previous works focus solely on either mapping (i.e., tiling communication and computation in space and time) or sparse strategy (i.e., bypassing zero elements for efficiency), leading to suboptimal designs due to the lack of consideration of both. A unified framework that jointly optimizes both is urgently needed. However, integrating mapping and sparse strategies leads to a combinatorial explosion in the design space(e.g., as large as <inline-formula> <tex-math>$O(10^{41})$ </tex-math></inline-formula> for the workload <inline-formula> <tex-math>$P_{32 \\times 64} \\times Q_{64 \\times 48} = Z_{32 \\times 48}$ </tex-math></inline-formula>). This vast search space renders most conventional optimization methods [e.g., particle swarm optimization (PSO), reinforcement learning (RL), and Monte Carlo tree search (MCTS)] inefficient. To address this challenge, we propose an evolution strategy (ES)-based SpTA optimization framework, called SparseMap. SparseMap constructing a more essential-factor design space with the consideration of both mapping and sparse strategy. We introduce a series of enhancements to genetic encoding and evolutionary operators, enabling SparseMap to efficiently explore the vast and diverse design space. We quantitatively compare SparseMap with prior works and classical optimization methods, demonstrating that SparseMap consistently finds superior solutions.","PeriodicalId":13251,"journal":{"name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","volume":"45 6","pages":"2772-2786"},"PeriodicalIF":3.6000,"publicationDate":"2026-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/11203944/","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2025/10/15 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

The growing demand for sparse tensor algebra (SpTA) in machine learning and big data has driven the development of various sparse tensor accelerators (SpTAs). However, most existing manually designed accelerators are limited to specific scenarios, and it is time-consuming and challenging to adjust a large number of design factors when scenarios change. Therefore, automating the design of SpTA accelerators is crucial. Nevertheless, previous works focus solely on either mapping (i.e., tiling communication and computation in space and time) or sparse strategy (i.e., bypassing zero elements for efficiency), leading to suboptimal designs due to the lack of consideration of both. A unified framework that jointly optimizes both is urgently needed. However, integrating mapping and sparse strategies leads to a combinatorial explosion in the design space(e.g., as large as $O(10^{41})$ for the workload $P_{32 \times 64} \times Q_{64 \times 48} = Z_{32 \times 48}$ ). This vast search space renders most conventional optimization methods [e.g., particle swarm optimization (PSO), reinforcement learning (RL), and Monte Carlo tree search (MCTS)] inefficient. To address this challenge, we propose an evolution strategy (ES)-based SpTA optimization framework, called SparseMap. SparseMap constructing a more essential-factor design space with the consideration of both mapping and sparse strategy. We introduce a series of enhancements to genetic encoding and evolutionary operators, enabling SparseMap to efficiently explore the vast and diverse design space. We quantitatively compare SparseMap with prior works and classical optimization methods, demonstrating that SparseMap consistently finds superior solutions.
SparseMap:基于进化策略的稀疏张量加速器框架
机器学习和大数据领域对稀疏张量代数(SpTA)的需求日益增长,推动了各种稀疏张量加速器(SpTA)的发展。然而,现有的大多数人工设计的加速器都局限于特定的场景,当场景发生变化时,要调整大量的设计因素既耗时又具有挑战性。因此,SpTA加速器的自动化设计至关重要。然而,以前的作品只关注映射(即空间和时间上的平铺通信和计算)或稀疏策略(即绕过零元素以提高效率),导致由于缺乏对两者的考虑而导致的次优设计。迫切需要一个统一的框架来共同优化这两者。然而,集成映射和稀疏策略会导致设计空间中的组合爆炸(例如:对于工作负载$P_{32 \乘以64}\乘以Q_{64 \乘以48}= Z_{32 \乘以48}$),等于$O(10^{41})$。这个巨大的搜索空间使得大多数传统的优化方法[例如,粒子群优化(PSO),强化学习(RL)和蒙特卡罗树搜索(MCTS)]效率低下。为了应对这一挑战,我们提出了一个基于进化策略(ES)的SpTA优化框架,称为SparseMap。SparseMap同时考虑了映射和稀疏策略,构建了一个更要素化的设计空间。我们引入了一系列对遗传编码和进化算子的增强,使SparseMap能够有效地探索广阔而多样的设计空间。我们将SparseMap与先前的工作和经典优化方法进行了定量比较,证明SparseMap始终能够找到更好的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
5.60
自引率
13.80%
发文量
500
审稿时长
7 months
期刊介绍: The purpose of this Transactions is to publish papers of interest to individuals in the area of computer-aided design of integrated circuits and systems composed of analog, digital, mixed-signal, optical, or microwave components. The aids include methods, models, algorithms, and man-machine interfaces for system-level, physical and logical design including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, hardware-software co-design and documentation of integrated circuit and system designs of all complexities. Design tools and techniques for evaluating and designing integrated circuits and systems for metrics such as performance, power, reliability, testability, and security are a focus.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书