A Comprehensive High-to-Low Delay Model for NCFET Circuits

IF 4.6 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Ananda Sankar Chakraborty;Ali M. Niknejad
{"title":"A Comprehensive High-to-Low Delay Model for NCFET Circuits","authors":"Ananda Sankar Chakraborty;Ali M. Niknejad","doi":"10.1109/TCSII.2026.3665021","DOIUrl":null,"url":null,"abstract":"In this work, we present a comprehensive high-to-low propagation delay model for NCFET based circuits–which is also fully compatible with any baseline Si-MOSFET. The proposed physics-based analytical delay model is quick to converge, portable, covers all regions of operation, and is technology independent. The model is successfully validated against the 90nm Berkeley NCFET measurement data as well as different commercial MOSFET Process Design Kit (PDK)–under variable device dimensions, supply voltage, external load and temperature.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"73 4","pages":"463-467"},"PeriodicalIF":4.6000,"publicationDate":"2026-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11396936/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/2/16 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In this work, we present a comprehensive high-to-low propagation delay model for NCFET based circuits–which is also fully compatible with any baseline Si-MOSFET. The proposed physics-based analytical delay model is quick to converge, portable, covers all regions of operation, and is technology independent. The model is successfully validated against the 90nm Berkeley NCFET measurement data as well as different commercial MOSFET Process Design Kit (PDK)–under variable device dimensions, supply voltage, external load and temperature.
NCFET电路的综合高低延迟模型
在这项工作中,我们提出了一个全面的基于NCFET电路的高到低传播延迟模型,该模型也完全兼容任何基准Si-MOSFET。所提出的基于物理的分析延迟模型具有收敛快、可移植、覆盖所有操作区域和技术无关的特点。该模型在可变器件尺寸、电源电压、外部负载和温度下,成功地针对90nm伯克利NCFET测量数据以及不同的商用MOSFET工艺设计套件(PDK)进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书