A 60-V Chopper Amplifier Achieving 0.12-μV Ripple and 2-μV VOS Over Full Temperature With Calibration

IF 4.6 2区工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2026-04-01 Epub Date: 2026-02-10 DOI:10.1109/TCSII.2026.3663261

Jingbin Feng;Shanshan Zhou;Peiru Hou;Pengda Qu;Yue Zhao;Zhiming Xiao

{"title":"A 60-V Chopper Amplifier Achieving 0.12-μV Ripple and 2-μV VOS Over Full Temperature With Calibration","authors":"Jingbin Feng;Shanshan Zhou;Peiru Hou;Pengda Qu;Yue Zhao;Zhiming Xiao","doi":"10.1109/TCSII.2026.3663261","DOIUrl":null,"url":null,"abstract":"This brief presents a 60 V chopper-stabilized operational amplifier (opamp) with an 8 MHz gain-bandwidth product (GBW) and precision calibration. A novel high-voltage adaptive clock-bootstrap technique is proposed, compensates for temperature variations of the threshold voltage, and maintains a constant overdrive voltage. The opamp integrates a <inline-formula> <tex-math>$500\\times $ </tex-math></inline-formula> gain module to amplify and calibrate the non-chopped offset voltage, thereby reducing output ripple. It adopts a calibration scheme with temperature-compensated bit weights which are proportional to the transconductance of the chopper-path input transistor pair. Fabricated in a 0.18-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m Bipolar-CMOS-DMOS process, the amplifier employs input-referred offset and ripple minimization techniques while ensuring consistent performance over a wide input common-mode voltage range and temperature span, achieving a 3-<inline-formula> <tex-math>$\\sigma $ </tex-math></inline-formula> offset voltage of <inline-formula> <tex-math>$2~\\mu $ </tex-math></inline-formula>V across 100 samples (-<inline-formula> <tex-math>$40~^{\\circ }$ </tex-math></inline-formula>C to <inline-formula> <tex-math>$125~^{\\circ }$ </tex-math></inline-formula>C), an offset drift of 7 nV/°C, and a maximum input-referred ripple of <inline-formula> <tex-math>$0.12~\\mu $ </tex-math></inline-formula>V<sub>RMS</sub>(Root Mean Square).","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"73 4","pages":"368-372"},"PeriodicalIF":4.6000,"publicationDate":"2026-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11390706/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/2/10 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

This brief presents a 60 V chopper-stabilized operational amplifier (opamp) with an 8 MHz gain-bandwidth product (GBW) and precision calibration. A novel high-voltage adaptive clock-bootstrap technique is proposed, compensates for temperature variations of the threshold voltage, and maintains a constant overdrive voltage. The opamp integrates a

$500\times $

gain module to amplify and calibrate the non-chopped offset voltage, thereby reducing output ripple. It adopts a calibration scheme with temperature-compensated bit weights which are proportional to the transconductance of the chopper-path input transistor pair. Fabricated in a 0.18-

$\mu $

m Bipolar-CMOS-DMOS process, the amplifier employs input-referred offset and ripple minimization techniques while ensuring consistent performance over a wide input common-mode voltage range and temperature span, achieving a 3-

$\sigma $

offset voltage of

$2~\mu $

V across 100 samples (-

$40~^{\circ }$

C to

$125~^{\circ }$

C), an offset drift of 7 nV/°C, and a maximum input-referred ripple of

$0.12~\mu $

V_RMS(Root Mean Square).

查看原文本刊更多论文

一种60v斩波放大器，可在全温度下实现0.12 μ v纹波和2 μ v VOS

本文介绍了一种60v斩波稳定运算放大器（opamp），其增益带宽积（GBW）为8mhz，并进行了精度校准。提出了一种新的高压自适应时钟引导技术，补偿阈值电压的温度变化，并保持一个恒定的过载电压。该运放集成了$500\times $增益模块，用于放大和校准非斩波失调电压，从而降低输出纹波。它采用了一种与斩波路径输入晶体管对的跨导成比例的温度补偿位权的校准方案。该放大器采用0.18- $\mu $ m双极cmos - dmos工艺制造，采用输入参考偏置和纹波最小化技术，同时确保在宽输入共模电压范围和温度范围内保持一致的性能，在100个样品（- $40~^{\circ }$ C至$125~^{\circ }$ C）中实现3- $\sigma $偏置电压$2~\mu $ V，偏移漂移7 nV/°C，最大输入参考纹波$0.12~\mu $ VRMS（根均方）。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程：电子与电气

CiteScore

7.90

自引率

20.50%

发文量

883

审稿时长

3.0 months

期刊介绍： TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.