Hardware Security Meets Incomplete Netlists: Insights Into Trojan Detection via Structural Reasoning

IF 3.6 3区 计算机科学 Q2 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Decheng Qiu;Chen Dong;Bolun Li;Mingzhi Chen;Yang Yang
{"title":"Hardware Security Meets Incomplete Netlists: Insights Into Trojan Detection via Structural Reasoning","authors":"Decheng Qiu;Chen Dong;Bolun Li;Mingzhi Chen;Yang Yang","doi":"10.1109/TCAD.2025.3624082","DOIUrl":null,"url":null,"abstract":"In order to better utilize the achievements of various countries and lower costs, the integrated circuit (IC) design and manufacturing process is based on a global supply chain model, highly relying on untrusted third parties, such as intellectual property (IP) cores, electronic design automation (EDA) tools, and employees. This globalized model creates a lot of opportunities for the prosperity of hardware Trojans (HTs). However, existing countermeasures were all accomplished under some assumptions, such as finding HTs in a complete netlist. In practical industry scenarios, netlists may be obtained through reverse engineering, which has inherent limitations, including imaging resolution and inaccurate recognition of interconnections, making it almost impossible to obtain a complete netlist to detect whether HTs exist. Evidently, studying how to find HTs from incomplete netlists should be a reasonable, notable, critical, and practical issue for the IC security research community. Addressing this problem entails substantial challenges. This article is the first to propose the problem of detecting HTs with incomplete netlists and also presents an effective approach named HTINS, which infers and completes incomplete circuit structures and utilizes the completed information for HTs detection. The method leverages a graph variational autoencoder (GraphVAE) to reconstruct incomplete netlist components and performs circuit feasibility validation on the reconstructed components. Local features are then extracted from the completed circuits and classified via a graph neural network (GNN). In the experiments, netlist components are randomly removed to set netlists with 1%, 5%, and 10% missing ratios, and the performance of HT detection on the completed netlists is evaluated under these conditions. Experimental results demonstrate that the proposed method can effectively reconstruct incomplete netlists and significantly improve the HT detection performance.","PeriodicalId":13251,"journal":{"name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","volume":"45 6","pages":"2753-2766"},"PeriodicalIF":3.6000,"publicationDate":"2026-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/11214169/","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2025/10/22 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

In order to better utilize the achievements of various countries and lower costs, the integrated circuit (IC) design and manufacturing process is based on a global supply chain model, highly relying on untrusted third parties, such as intellectual property (IP) cores, electronic design automation (EDA) tools, and employees. This globalized model creates a lot of opportunities for the prosperity of hardware Trojans (HTs). However, existing countermeasures were all accomplished under some assumptions, such as finding HTs in a complete netlist. In practical industry scenarios, netlists may be obtained through reverse engineering, which has inherent limitations, including imaging resolution and inaccurate recognition of interconnections, making it almost impossible to obtain a complete netlist to detect whether HTs exist. Evidently, studying how to find HTs from incomplete netlists should be a reasonable, notable, critical, and practical issue for the IC security research community. Addressing this problem entails substantial challenges. This article is the first to propose the problem of detecting HTs with incomplete netlists and also presents an effective approach named HTINS, which infers and completes incomplete circuit structures and utilizes the completed information for HTs detection. The method leverages a graph variational autoencoder (GraphVAE) to reconstruct incomplete netlist components and performs circuit feasibility validation on the reconstructed components. Local features are then extracted from the completed circuits and classified via a graph neural network (GNN). In the experiments, netlist components are randomly removed to set netlists with 1%, 5%, and 10% missing ratios, and the performance of HT detection on the completed netlists is evaluated under these conditions. Experimental results demonstrate that the proposed method can effectively reconstruct incomplete netlists and significantly improve the HT detection performance.
硬件安全满足不完整的网络列表:洞察木马检测通过结构推理
为了更好地利用各国的成果和降低成本,集成电路(IC)设计和制造过程基于全球供应链模式,高度依赖于不可信的第三方,如知识产权(IP)内核、电子设计自动化(EDA)工具和员工。这种全球化模式为硬件木马(ht)的繁荣创造了大量机会。然而,现有的对策都是在一定的假设下完成的,例如在一个完整的网络列表中找到HTs。在实际工业场景中,可以通过逆向工程获得网络列表,但这种方法存在固有的局限性,包括成像分辨率和对互连的不准确识别,几乎不可能获得完整的网络列表来检测ht是否存在。显然,研究如何从不完整的网络列表中找到ht应该是一个合理的、值得注意的、关键的和实际的问题,对于IC安全研究社区。解决这一问题需要面临重大挑战。本文首次提出了用不完全网络列表检测高温高温的问题,并提出了一种有效的方法HTINS,该方法对不完全电路结构进行推断和补全,并利用补全信息进行高温高温检测。该方法利用图形变分自编码器(GraphVAE)来重建不完整的网表组件,并对重建的组件进行电路可行性验证。然后从已完成的电路中提取局部特征,并通过图神经网络(GNN)进行分类。在实验中,随机去除网表成分,分别设置缺失率为1%、5%和10%的网表,并在这些条件下对完成的网表进行HT检测的性能评估。实验结果表明,该方法可以有效地重建不完全网络列表,显著提高HT检测性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
5.60
自引率
13.80%
发文量
500
审稿时长
7 months
期刊介绍: The purpose of this Transactions is to publish papers of interest to individuals in the area of computer-aided design of integrated circuits and systems composed of analog, digital, mixed-signal, optical, or microwave components. The aids include methods, models, algorithms, and man-machine interfaces for system-level, physical and logical design including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, hardware-software co-design and documentation of integrated circuit and system designs of all complexities. Design tools and techniques for evaluating and designing integrated circuits and systems for metrics such as performance, power, reliability, testability, and security are a focus.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书