Dusol Lee;Taehyung Lee;Hanseon Lee;Nam Sung Kim;Jihong Kim
{"title":"MMC: Metadata Migration for Efficient Memory Management in CXL DRAM Systems","authors":"Dusol Lee;Taehyung Lee;Hanseon Lee;Nam Sung Kim;Jihong Kim","doi":"10.1109/LCA.2026.3687345","DOIUrl":null,"url":null,"abstract":"CXL-DRAM enables cost-efficient memory expansion in data-center servers, but introduces new challenges for operating system memory management. In particular, large in-kernel metadata structures can occupy a significant portion of DDR-DRAM, reducing the space available for application data and increasing accesses to slower CXL-DRAM. Placing all metadata in CXL-DRAM frees DDR-DRAM space but can cause severe tail latency due to inefficient memory reclamation. We propose <monospace>MMC</monospace>, a hot–cold metadata migration mechanism that balances application performance and reclamation efficiency by dynamically placing metadata across DDR-DRAM and CXL-DRAM. Our results show that <monospace>MMC</monospace> improves throughput while reducing tail latency across diverse workloads.","PeriodicalId":51248,"journal":{"name":"IEEE Computer Architecture Letters","volume":"25 1","pages":"166-169"},"PeriodicalIF":2.0000,"publicationDate":"2026-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Computer Architecture Letters","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/11494285/","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/4/24 0:00:00","PubModel":"Epub","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
CXL-DRAM enables cost-efficient memory expansion in data-center servers, but introduces new challenges for operating system memory management. In particular, large in-kernel metadata structures can occupy a significant portion of DDR-DRAM, reducing the space available for application data and increasing accesses to slower CXL-DRAM. Placing all metadata in CXL-DRAM frees DDR-DRAM space but can cause severe tail latency due to inefficient memory reclamation. We propose MMC, a hot–cold metadata migration mechanism that balances application performance and reclamation efficiency by dynamically placing metadata across DDR-DRAM and CXL-DRAM. Our results show that MMC improves throughput while reducing tail latency across diverse workloads.
期刊介绍:
IEEE Computer Architecture Letters is a rigorously peer-reviewed forum for publishing early, high-impact results in the areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing. Submissions are welcomed on any topic in computer architecture, especially but not limited to: microprocessor and multiprocessor systems, microarchitecture and ILP processors, workload characterization, performance evaluation and simulation techniques, compiler-hardware and operating system-hardware interactions, interconnect architectures, memory and cache systems, power and thermal issues at the architecture level, I/O architectures and techniques, independent validation of previously published results, analysis of unsuccessful techniques, domain-specific processor architectures (e.g., embedded, graphics, network, etc.), real-time and high-availability architectures, reconfigurable systems.