A Markov-Chain-Based PUF Using Chain-Block-Obfuscation Mechanism Resisting Machine Learning Attacks With High Uniformity Robustness

IF 3.6 3区 计算机科学 Q2 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Junhong Gan;Hanqing Luo;Yuanfeng Xie;Liping Liang
{"title":"A Markov-Chain-Based PUF Using Chain-Block-Obfuscation Mechanism Resisting Machine Learning Attacks With High Uniformity Robustness","authors":"Junhong Gan;Hanqing Luo;Yuanfeng Xie;Liping Liang","doi":"10.1109/TCAD.2025.3634218","DOIUrl":null,"url":null,"abstract":"Physical unclonable functions (PUFs) are lightweight hardware security primitives suitable for resource-constrained Internet of Things (IoT) devices. The arbiter PUF (APUF), as a classic strong PUF structure, is well-suited for lightweight device authentication. Unfortunately, due to certain structural characteristics, the classic APUF can be successfully modeled by various machine learning (ML) models with only a small number of challenge-response pair (CRP) samples. To address this security issue, in this article, we build upon the classic APUF structure by introducing a chain block obfuscation (CBO) mechanism and a Markov obfuscation mechanism at the input and output stages, respectively. This approach demonstrates strong resistance against four ML models—logistic regression (LR), support vector machine (SVM), covariance matrix adaptation evolutionary strategies (CMA-ES), and artificial neural networks (ANNs)—while optimizing hardware resource usage by at least 53.4% compared to previous attack-resistant structures. Even with up to 2M CRPs for training, the prediction accuracy remains around 50%. Additionally, <sc>xor</small>, a widely adopted output obfuscation mechanism by many researchers, has limitations in output uniformity when the number of intrachip parallel APUFs is small. Studies have shown that the uniqueness between intrachip APUFs may not reach the ideal value of 50%. In such cases, especially when there are only two parallel APUFs in the circuit, the uniformity of the <sc>xor</small> output is affected by insufficient uniqueness. To address this issue, this article proposes a MUX-based Markov output obfuscation mechanism. Experimental data on the Xilinx Artix-7 field-programmable gate array (FPGA) platform demonstrate that this mechanism exhibits strong robustness in uniformity compared to the traditional <sc>xor</small> output obfuscation, particularly when the number of intrachip parallel APUFs is small.","PeriodicalId":13251,"journal":{"name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","volume":"45 7","pages":"3526-3539"},"PeriodicalIF":3.6000,"publicationDate":"2026-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/11251279/","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2025/11/18 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

Physical unclonable functions (PUFs) are lightweight hardware security primitives suitable for resource-constrained Internet of Things (IoT) devices. The arbiter PUF (APUF), as a classic strong PUF structure, is well-suited for lightweight device authentication. Unfortunately, due to certain structural characteristics, the classic APUF can be successfully modeled by various machine learning (ML) models with only a small number of challenge-response pair (CRP) samples. To address this security issue, in this article, we build upon the classic APUF structure by introducing a chain block obfuscation (CBO) mechanism and a Markov obfuscation mechanism at the input and output stages, respectively. This approach demonstrates strong resistance against four ML models—logistic regression (LR), support vector machine (SVM), covariance matrix adaptation evolutionary strategies (CMA-ES), and artificial neural networks (ANNs)—while optimizing hardware resource usage by at least 53.4% compared to previous attack-resistant structures. Even with up to 2M CRPs for training, the prediction accuracy remains around 50%. Additionally, xor, a widely adopted output obfuscation mechanism by many researchers, has limitations in output uniformity when the number of intrachip parallel APUFs is small. Studies have shown that the uniqueness between intrachip APUFs may not reach the ideal value of 50%. In such cases, especially when there are only two parallel APUFs in the circuit, the uniformity of the xor output is affected by insufficient uniqueness. To address this issue, this article proposes a MUX-based Markov output obfuscation mechanism. Experimental data on the Xilinx Artix-7 field-programmable gate array (FPGA) platform demonstrate that this mechanism exhibits strong robustness in uniformity compared to the traditional xor output obfuscation, particularly when the number of intrachip parallel APUFs is small.
基于链块混淆机制的马尔可夫链PUF具有高均匀鲁棒性,可抵抗机器学习攻击
物理不可克隆功能(puf)是一种轻量级硬件安全原语,适用于资源受限的物联网(IoT)设备。仲裁PUF (APUF)作为一种经典的强PUF结构,非常适合于轻量级设备身份验证。不幸的是,由于某些结构特征,仅使用少量的挑战-响应对(CRP)样本,就可以通过各种机器学习(ML)模型成功地建模经典APUF。为了解决这个安全问题,在本文中,我们在经典APUF结构的基础上,分别在输入和输出阶段引入链块混淆(CBO)机制和马尔可夫混淆机制。该方法对四种机器学习模型(逻辑回归(LR)、支持向量机(SVM)、协方差矩阵适应进化策略(CMA-ES)和人工神经网络(ann))具有很强的抵抗力,同时与之前的抗攻击结构相比,优化了硬件资源使用至少53.4%。即使使用高达2M的crp进行训练,预测准确率仍保持在50%左右。此外,被许多研究者广泛采用的输出混淆机制xor在芯片内并行apuf数量较少时,在输出均匀性方面存在局限性。研究表明,芯片内apuf之间的唯一性可能达不到50%的理想值。在这种情况下,特别是当电路中只有两个并联apu时,xor输出的均匀性会受到唯一性不足的影响。为了解决这个问题,本文提出了一种基于mux的马尔可夫输出混淆机制。Xilinx Artix-7现场可编程门阵列(FPGA)平台上的实验数据表明,与传统的异或输出混淆相比,该机制在均匀性方面具有很强的鲁棒性,特别是在芯片内并行apu数量较少的情况下。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
5.60
自引率
13.80%
发文量
500
审稿时长
7 months
期刊介绍: The purpose of this Transactions is to publish papers of interest to individuals in the area of computer-aided design of integrated circuits and systems composed of analog, digital, mixed-signal, optical, or microwave components. The aids include methods, models, algorithms, and man-machine interfaces for system-level, physical and logical design including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, hardware-software co-design and documentation of integrated circuit and system designs of all complexities. Design tools and techniques for evaluating and designing integrated circuits and systems for metrics such as performance, power, reliability, testability, and security are a focus.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书