A fast-transient capless LDO with push-pull dynamic capacitor compensation for wide range of capacitive loads

IF 3.1 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications Pub Date : 2026-05-01 Epub Date: 2026-03-04 DOI:10.1016/j.aeue.2026.156275

Tiedong Cheng , Minghao Lai , Ziliang Wang , Xiao Wang

{"title":"A fast-transient capless LDO with push-pull dynamic capacitor compensation for wide range of capacitive loads","authors":"Tiedong Cheng , Minghao Lai , Ziliang Wang , Xiao Wang","doi":"10.1016/j.aeue.2026.156275","DOIUrl":null,"url":null,"abstract":"<div><div>This paper presents a capacitor-less low-dropout regulator (LDO) for digital loads, featuring fast transient response and wide load range. To improve both the loop gain of the LDO and the slew rate at the gate of the power transistor, a high-slew-rate error amplifier is adopted. Furthermore, a push-pull dynamic capacitor frequency compensation strategy is proposed, which incorporates an embedded compensation capacitor (<em>C</em><sub>f2</sub>) to generate a left-half-plane (LHP) zero for improved stability. Working in conjunction with an auxiliary flipped-voltage-follower based transient enhancement circuit, the compensation strategy collectively enhances the transient performance. Designed in a 180 nm CMOS process, the proposed LDO achieves a maximum load current of 100 mA, a load capacitance range of 0–4 nF, and a dropout voltage of 200 mV, while maintaining a quiescent current of only 49.7 μA. Under 1.7 V supply with 50 μA-100 mA load current and 100 pF load capacitance, the circuit demonstrates 120 mV/620 ns (overshoot) and 170 mV/140 ns (undershoot) performance. The maximum load regulation and line regulation are 14.81 μV/mA and 2.917 mV/V, respectively.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"210 ","pages":"Article 156275"},"PeriodicalIF":3.1000,"publicationDate":"2026-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Aeu-International Journal of Electronics and Communications","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1434841126000816","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/3/4 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

This paper presents a capacitor-less low-dropout regulator (LDO) for digital loads, featuring fast transient response and wide load range. To improve both the loop gain of the LDO and the slew rate at the gate of the power transistor, a high-slew-rate error amplifier is adopted. Furthermore, a push-pull dynamic capacitor frequency compensation strategy is proposed, which incorporates an embedded compensation capacitor (C_f2) to generate a left-half-plane (LHP) zero for improved stability. Working in conjunction with an auxiliary flipped-voltage-follower based transient enhancement circuit, the compensation strategy collectively enhances the transient performance. Designed in a 180 nm CMOS process, the proposed LDO achieves a maximum load current of 100 mA, a load capacitance range of 0–4 nF, and a dropout voltage of 200 mV, while maintaining a quiescent current of only 49.7 μA. Under 1.7 V supply with 50 μA-100 mA load current and 100 pF load capacitance, the circuit demonstrates 120 mV/620 ns (overshoot) and 170 mV/140 ns (undershoot) performance. The maximum load regulation and line regulation are 14.81 μV/mA and 2.917 mV/V, respectively.

查看原文本刊更多论文

一种具有推挽式动态电容补偿的快速暂态无帽LDO，适用于大范围容性负载

本文提出了一种适用于数字负载的无电容低降稳压器，具有瞬态响应快、负载范围宽的特点。为了提高LDO的环路增益和功率晶体管栅极的转换率，采用了高回转率误差放大器。此外，提出了一种推挽式动态电容频率补偿策略，该策略采用嵌入式补偿电容（Cf2）来产生左半平面（LHP）零点以提高稳定性。该补偿策略与一个辅助的基于翻转电压跟随器的暂态增强电路一起工作，共同提高了暂态性能。LDO采用180 nm CMOS工艺设计，最大负载电流为100 mA，负载电容范围为0-4 nF，压降电压为200 mV，静态电流仅为49.7 μA。在1.7 V电源、50 μA-100 mA负载电流和100 pF负载电容下，电路表现出120 mV/620 ns（过调）和170 mV/140 ns（欠调）的性能。最大负载稳压为14.81 μV/mA，最大线路稳压为2.917 mV/V。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Aeu-International Journal of Electronics and Communications 工程技术-电信学

CiteScore

6.90

自引率

18.80%

发文量

292

审稿时长

4.9 months

期刊介绍： AEÜ is an international scientific journal which publishes both original works and invited tutorials. The journal''s scope covers all aspects of theory and design of circuits, systems and devices for electronics, signal processing, and communication, including: signal and system theory, digital signal processing network theory and circuit design information theory, communication theory and techniques, modulation, source and channel coding switching theory and techniques, communication protocols optical communications microwave theory and techniques, radar, sonar antennas, wave propagation AEÜ publishes full papers and letters with very short turn around time but a high standard review process. Review cycles are typically finished within twelve weeks by application of modern electronic communication facilities.