Orchestrating optimization passes of machine learning compiler for reducing memory footprints of computation graphs

IF 5.3 2区 计算机科学 Q1 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Journal of Systems Architecture Pub Date : 2026-04-01 Epub Date: 2026-01-06 DOI:10.1016/j.sysarc.2026.103694
Qianwei Yu , Pengbo Nie , Zihan Wang , Chengcheng Wan , Ziyi Lin , He Jiang , Jianjun Zhao , Lei Qiao , Le Chen , Yuting Chen
{"title":"Orchestrating optimization passes of machine learning compiler for reducing memory footprints of computation graphs","authors":"Qianwei Yu ,&nbsp;Pengbo Nie ,&nbsp;Zihan Wang ,&nbsp;Chengcheng Wan ,&nbsp;Ziyi Lin ,&nbsp;He Jiang ,&nbsp;Jianjun Zhao ,&nbsp;Lei Qiao ,&nbsp;Le Chen ,&nbsp;Yuting Chen","doi":"10.1016/j.sysarc.2026.103694","DOIUrl":null,"url":null,"abstract":"<div><div>With the emergence of the needs of edge computing, there arises a demand for training and inferring deep learning (DL) models on memory-constrained devices. However, many DL models, namely computation graphs, have complex structure and plenty of parameters, incurring heavy memory consumption at runtime. Hence it is challenging but necessary to reduce their memory footprints at runtime.</div><div>This paper proposes <span>OPass</span>, a novel approach to perform hierarchical memory-constrained operator scheduling of machine learning models, and orchestrate optimization passes of Apache’s TVM (a machine learning compilation framework) for lowering memory footprints of computation graphs, finally allowing the graphs to run on memory-constrained devices. Firstly, given a computation graph <span><math><mi>G</mi></math></span>, <span>OPass</span> optimizes the graph heuristically and iteratively: <span>OPass</span> learns the effects of passes on the graph; it then optimizes <span><math><mi>G</mi></math></span> iteratively — each iteration picks up a pass by the reduction of the memory footprint of <span><math><mi>G</mi></math></span> and as well the implicit effects of the pass for further optimizations, letting the pass be applied. The second core component of <span>OPass</span> is its memory computation technique, named <span>OPass</span>Mem, which hierarchically schedules <span><math><mi>G</mi></math></span>’s operators. It constructs a hierarchical computation graph and employs an iterative scheduling algorithm to progressively reduce memory footprints.</div><div>We evaluate <span>OPass</span> on <span>ReBench</span> (a suite of computation graphs) and two real-world models (Transformer and ResNet). The results show the strength of <span>OPass</span>: it reduces up to 90.83% of graph’s memory footprints, outperforming TVM’s default by 2.34<span><math><mo>×</mo></math></span>. Specifically, pass orchestration and graph scheduling reduce memory footprints by up to 54.34% and 81%, respectively.</div></div>","PeriodicalId":50027,"journal":{"name":"Journal of Systems Architecture","volume":"173 ","pages":"Article 103694"},"PeriodicalIF":5.3000,"publicationDate":"2026-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Systems Architecture","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1383762126000123","RegionNum":2,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/1/6 0:00:00","PubModel":"Epub","JCR":"Q1","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

With the emergence of the needs of edge computing, there arises a demand for training and inferring deep learning (DL) models on memory-constrained devices. However, many DL models, namely computation graphs, have complex structure and plenty of parameters, incurring heavy memory consumption at runtime. Hence it is challenging but necessary to reduce their memory footprints at runtime.
This paper proposes OPass, a novel approach to perform hierarchical memory-constrained operator scheduling of machine learning models, and orchestrate optimization passes of Apache’s TVM (a machine learning compilation framework) for lowering memory footprints of computation graphs, finally allowing the graphs to run on memory-constrained devices. Firstly, given a computation graph G, OPass optimizes the graph heuristically and iteratively: OPass learns the effects of passes on the graph; it then optimizes G iteratively — each iteration picks up a pass by the reduction of the memory footprint of G and as well the implicit effects of the pass for further optimizations, letting the pass be applied. The second core component of OPass is its memory computation technique, named OPassMem, which hierarchically schedules G’s operators. It constructs a hierarchical computation graph and employs an iterative scheduling algorithm to progressively reduce memory footprints.
We evaluate OPass on ReBench (a suite of computation graphs) and two real-world models (Transformer and ResNet). The results show the strength of OPass: it reduces up to 90.83% of graph’s memory footprints, outperforming TVM’s default by 2.34×. Specifically, pass orchestration and graph scheduling reduce memory footprints by up to 54.34% and 81%, respectively.
编排机器学习编译器的优化通道,以减少计算图的内存占用
随着边缘计算需求的出现,出现了在内存受限设备上训练和推断深度学习(DL)模型的需求。然而,许多深度学习模型(即计算图)具有复杂的结构和大量的参数,在运行时产生大量的内存消耗。因此,在运行时减少它们的内存占用是一项挑战,但也是必要的。本文提出了OPass,一种执行机器学习模型的分层内存约束算子调度的新方法,并编排Apache的TVM(机器学习编译框架)的优化通道,以降低计算图的内存占用,最终允许图在内存受限的设备上运行。首先,给定一个计算图G, OPass对图进行启发式迭代优化:OPass学习通道对图的影响;然后,它迭代地优化G——每次迭代通过减少G的内存占用以及传递的隐式效果来获取传递,以便进一步优化,从而应用传递。OPass的第二个核心组件是它的内存计算技术,称为OPassMem,它分层地调度G的运算符。它构造了一个分层计算图,并采用迭代调度算法逐步减少内存占用。我们在ReBench(一套计算图)和两个现实世界的模型(Transformer和ResNet)上评估OPass。结果显示了OPass的优势:它减少了高达90.83%的图形内存占用,比TVM的默认值高出2.34倍。具体来说,通道编排和图形调度分别减少了54.34%和81%的内存占用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Journal of Systems Architecture
Journal of Systems Architecture 工程技术-计算机:硬件
CiteScore
8.70
自引率
15.60%
发文量
226
审稿时长
46 days
期刊介绍: The Journal of Systems Architecture: Embedded Software Design (JSA) is a journal covering all design and architectural aspects related to embedded systems and software. It ranges from the microarchitecture level via the system software level up to the application-specific architecture level. Aspects such as real-time systems, operating systems, FPGA programming, programming languages, communications (limited to analysis and the software stack), mobile systems, parallel and distributed architectures as well as additional subjects in the computer and system architecture area will fall within the scope of this journal. Technology will not be a main focus, but its use and relevance to particular designs will be. Case studies are welcome but must contribute more than just a design for a particular piece of software. Design automation of such systems including methodologies, techniques and tools for their design as well as novel designs of software components fall within the scope of this journal. Novel applications that use embedded systems are also central in this journal. While hardware is not a part of this journal hardware/software co-design methods that consider interplay between software and hardware components with and emphasis on software are also relevant here.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书