A Study of the Efficiency of Output-Matched Radiofrequency Power Amplifiers

IF 1.4 4区工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Analog Integrated Circuits and Signal Processing Pub Date : 2025-10-17 DOI:10.1007/s10470-025-02517-7

Davide Pecile, Alberto Gambarrucci, Stefan Kokorovic, Andrea Bevilacqua

{"title":"A Study of the Efficiency of Output-Matched Radiofrequency Power Amplifiers","authors":"Davide Pecile, Alberto Gambarrucci, Stefan Kokorovic, Andrea Bevilacqua","doi":"10.1007/s10470-025-02517-7","DOIUrl":null,"url":null,"abstract":"<p>This paper presents a large-signal analysis of radiofrequency power amplifier (PA) efficiency under the constraint of conjugate output matching. The study shows that in intrinsically low-efficiency operating regimes such as class-A, enforcing conjugate output matching leads to a factor-of-two reduction in efficiency with respect to an equivalent unmatched design, in agreement with the literature. However, when the amplifier is operated in class-AB and beyond, the efficiency penalty is reduced. Consequently, by appropriately adjusting the drive level and the PA bias point, it is possible to realize an output-matched PA with efficiencies comparable to those of unmatched designs. In addition to the analytical treatment, a practical topology and a design methodology for achieving the required output matching are presented. The findings are validated through transistor-level simulations of both bipolar and MOS RF amplifier designs.</p>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 3","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-10-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://link.springer.com/content/pdf/10.1007/s10470-025-02517-7.pdf","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02517-7","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

Abstract

This paper presents a large-signal analysis of radiofrequency power amplifier (PA) efficiency under the constraint of conjugate output matching. The study shows that in intrinsically low-efficiency operating regimes such as class-A, enforcing conjugate output matching leads to a factor-of-two reduction in efficiency with respect to an equivalent unmatched design, in agreement with the literature. However, when the amplifier is operated in class-AB and beyond, the efficiency penalty is reduced. Consequently, by appropriately adjusting the drive level and the PA bias point, it is possible to realize an output-matched PA with efficiencies comparable to those of unmatched designs. In addition to the analytical treatment, a practical topology and a design methodology for achieving the required output matching are presented. The findings are validated through transistor-level simulations of both bipolar and MOS RF amplifier designs.

查看原文本刊更多论文

输出匹配射频功率放大器效率的研究

提出了共轭输出匹配约束下射频功率放大器效率的大信号分析方法。研究表明，在本质上低效率的操作制度，如a类，强制共轭输出匹配导致相对于等效的不匹配设计的效率降低了两倍，与文献一致。然而，当放大器工作在ab类及以上时，效率损失减少。因此，通过适当调整驱动电平和PA偏置点，可以实现输出匹配的PA，其效率可与不匹配的设计相媲美。除了分析处理之外，还提出了实现所需输出匹配的实用拓扑和设计方法。通过双极和MOS射频放大器设计的晶体管级仿真验证了研究结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Analog Integrated Circuits and Signal Processing 工程技术-工程：电子与电气

CiteScore

0.30

自引率

7.10%

发文量

141

审稿时长

7.3 months

期刊介绍： Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.