A design and simulation methodology for radio frequency receiver front-ends with frequency selective limiting devices

IF 1.4 4区工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Analog Integrated Circuits and Signal Processing Pub Date : 2025-10-09 DOI:10.1007/s10470-025-02518-6

Yunfan Gao, Hussein M. E. Hussein, Mengting Yan, Chunan Chen, Miriam Leeser, Cristian Cassella, Marvin Onabajo

{"title":"A design and simulation methodology for radio frequency receiver front-ends with frequency selective limiting devices","authors":"Yunfan Gao, Hussein M. E. Hussein, Mengting Yan, Chunan Chen, Miriam Leeser, Cristian Cassella, Marvin Onabajo","doi":"10.1007/s10470-025-02518-6","DOIUrl":null,"url":null,"abstract":"<div><p>It has recently been shown that emerging frequency selective limiter (FSL) devices allow to suppress interference with high power levels in the same frequency band as desired signals. This paper introduces an FSL model for circuit simulations that was validated with measurement results of a prototype FSL device. An RF front-end was constructed with this FSL model and a transistor-level CMOS low-noise amplifier (LNA) design. A co-simulation methodology has been developed under large-signal interference considerations using the Bluetooth Low-Energy (BLE) standard as a representative example. Results from simulations with a two-tone signal confirm that the modeled FSL can provide a 9.4 dB reduction of the third-order intermodulation distortion (IMD3) components, which benefits resilience to interference.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://link.springer.com/content/pdf/10.1007/s10470-025-02518-6.pdf","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02518-6","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

Abstract

It has recently been shown that emerging frequency selective limiter (FSL) devices allow to suppress interference with high power levels in the same frequency band as desired signals. This paper introduces an FSL model for circuit simulations that was validated with measurement results of a prototype FSL device. An RF front-end was constructed with this FSL model and a transistor-level CMOS low-noise amplifier (LNA) design. A co-simulation methodology has been developed under large-signal interference considerations using the Bluetooth Low-Energy (BLE) standard as a representative example. Results from simulations with a two-tone signal confirm that the modeled FSL can provide a 9.4 dB reduction of the third-order intermodulation distortion (IMD3) components, which benefits resilience to interference.

查看原文本刊更多论文

具有频率选择限制装置的射频接收器前端设计与仿真方法

最近有研究表明，新兴的频率选择限制器（FSL）设备可以在与期望信号相同的频带中抑制高功率水平的干扰。本文介绍了一种用于电路仿真的FSL模型，并用FSL样机的测量结果进行了验证。利用该FSL模型和晶体管级CMOS低噪声放大器（LNA）设计构建了射频前端。以蓝牙低功耗（BLE）标准为代表，开发了一种考虑大信号干扰的联合仿真方法。对双音信号的仿真结果证实，所构建的FSL可以将三阶互调失真（IMD3）分量降低9.4 dB，从而有利于抗干扰。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Analog Integrated Circuits and Signal Processing 工程技术-工程：电子与电气

CiteScore

0.30

自引率

7.10%

发文量

141

审稿时长

7.3 months

期刊介绍： Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.