S. Navaneethan, Arti Ranjan, M. Amutha, Usha Bala Varanasi, C. R. Bharathi
{"title":"Advanced wireless fetal monitoring system using STBC, early FECG prediction, and high-efficiency encryption hardware","authors":"S. Navaneethan, Arti Ranjan, M. Amutha, Usha Bala Varanasi, C. R. Bharathi","doi":"10.1007/s10470-025-02506-w","DOIUrl":null,"url":null,"abstract":"<div><p>This paper presents a high-performance wireless architecture for fetal monitoring systems, integrating Space Time Block Coding (STBC), novel Double Throughput Multiple Accumulate (DTMAC), and early Fetal Electrocardiogram (FECG) prediction unit to address challenges in data reliability, security, and processing efficiency. STBC enhances communication robustness in fading environments by leveraging spatial and temporal diversity, while LMS-based adaptive beamforming improves signal reception and enables dynamic early prediction of FECG signals. A lightweight Naïve Bayes classifier is employed to classify fetal signals with high accuracy. For secure data transmission, a low-overhead AES encryption scheme using Linear Feedback Shift Registers (LFSRs) is implemented. The DTMAC unit, designed with a Ladner-Fisher based double-precision accumulate adder, significantly accelerates multiply-accumulate operations. The architecture was modeled in Verilog HDL and synthesized using Xilinx Vivado. Evaluation against existing methods demonstrates improved performance, with lookup table (LUT) usage reduced to 543, gate count minimized to 4,692, and memory usage decreased to 164,422 KB. Power consumption was lowered to 156.70 mW, with a 22.4% reduction in latency and an 18.6% increase in throughput. Validation was conducted using real-time FECG datasets from MIT PhysioNet. These results highlight the proposed system's efficiency in delivering secure, accurate, and real-time wireless fetal monitoring, making it a promising solution for next-generation healthcare applications.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02506-w","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
This paper presents a high-performance wireless architecture for fetal monitoring systems, integrating Space Time Block Coding (STBC), novel Double Throughput Multiple Accumulate (DTMAC), and early Fetal Electrocardiogram (FECG) prediction unit to address challenges in data reliability, security, and processing efficiency. STBC enhances communication robustness in fading environments by leveraging spatial and temporal diversity, while LMS-based adaptive beamforming improves signal reception and enables dynamic early prediction of FECG signals. A lightweight Naïve Bayes classifier is employed to classify fetal signals with high accuracy. For secure data transmission, a low-overhead AES encryption scheme using Linear Feedback Shift Registers (LFSRs) is implemented. The DTMAC unit, designed with a Ladner-Fisher based double-precision accumulate adder, significantly accelerates multiply-accumulate operations. The architecture was modeled in Verilog HDL and synthesized using Xilinx Vivado. Evaluation against existing methods demonstrates improved performance, with lookup table (LUT) usage reduced to 543, gate count minimized to 4,692, and memory usage decreased to 164,422 KB. Power consumption was lowered to 156.70 mW, with a 22.4% reduction in latency and an 18.6% increase in throughput. Validation was conducted using real-time FECG datasets from MIT PhysioNet. These results highlight the proposed system's efficiency in delivering secure, accurate, and real-time wireless fetal monitoring, making it a promising solution for next-generation healthcare applications.
期刊介绍:
Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today.
A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.