Hardware implementation of a novel chaos-based cryptosystem for secure image transmission

IF 2.5 3区工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Integration-The Vlsi Journal Pub Date : 2025-09-16 DOI:10.1016/j.vlsi.2025.102554

Rim Amdouni , Mahdi Madani , Mohamed Ali Hajjaji , El Bay Bourennane , Mohamed Atri

{"title":"Hardware implementation of a novel chaos-based cryptosystem for secure image transmission","authors":"Rim Amdouni , Mahdi Madani , Mohamed Ali Hajjaji , El Bay Bourennane , Mohamed Atri","doi":"10.1016/j.vlsi.2025.102554","DOIUrl":null,"url":null,"abstract":"<div><div>In today's interconnected world, securing digital image transmissions is crucial to protect sensitive information against modern cyber threats. This paper presents a hardware implementation of a novel chaos-based symmetric cryptosystem for secure grayscale image transmission. The proposed method integrates a 4D Rössler hyperchaotic system as a key generator with a lightweight 128-bit block cipher comprising whitening, pixel-bit permutation, block-pixel permutation, and chaos-based S-box substitution. Both the key generator and the encryption engine are implemented on a Xilinx Virtex UltraScale VCU108 FPGA using VHDL.</div><div>The proposed chaotic PRNG successfully passes the NIST SP 800-22 statistical tests, demonstrating strong randomness properties. Experimental results show that the cryptosystem achieves high security and robust resistance to statistical and differential attacks, with entropy values up to 7.9997, NPCR average of 99.62 %, and UACI equal to 33.4 %. The hardware implementation achieves a throughput of 3.49 Gbps with low power consumption of 0.098 W, confirming its suitability for real-time embedded image encryption applications. These results validate the effectiveness of the proposed design in meeting high-speed, low-power, and high-security requirements for modern image transmission systems.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"106 ","pages":"Article 102554"},"PeriodicalIF":2.5000,"publicationDate":"2025-09-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025002111","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

Abstract

In today's interconnected world, securing digital image transmissions is crucial to protect sensitive information against modern cyber threats. This paper presents a hardware implementation of a novel chaos-based symmetric cryptosystem for secure grayscale image transmission. The proposed method integrates a 4D Rössler hyperchaotic system as a key generator with a lightweight 128-bit block cipher comprising whitening, pixel-bit permutation, block-pixel permutation, and chaos-based S-box substitution. Both the key generator and the encryption engine are implemented on a Xilinx Virtex UltraScale VCU108 FPGA using VHDL.

The proposed chaotic PRNG successfully passes the NIST SP 800-22 statistical tests, demonstrating strong randomness properties. Experimental results show that the cryptosystem achieves high security and robust resistance to statistical and differential attacks, with entropy values up to 7.9997, NPCR average of 99.62 %, and UACI equal to 33.4 %. The hardware implementation achieves a throughput of 3.49 Gbps with low power consumption of 0.098 W, confirming its suitability for real-time embedded image encryption applications. These results validate the effectiveness of the proposed design in meeting high-speed, low-power, and high-security requirements for modern image transmission systems.

查看原文本刊更多论文

一种新的基于混沌的安全图像传输密码系统的硬件实现

在当今互联互通的世界中，保护数字图像传输对于保护敏感信息免受现代网络威胁至关重要。本文提出了一种新的基于混沌的灰度图像安全传输对称密码系统的硬件实现。该方法将4D Rössler超混沌系统作为密钥生成器与轻量级128位分组密码集成在一起，该分组密码包括白化、像素位置换、块像素置换和基于混沌的s盒替换。密钥生成器和加密引擎都是在Xilinx Virtex UltraScale VCU108 FPGA上使用VHDL实现的。所提出的混沌PRNG成功通过了NIST SP 800-22统计测试，显示出较强的随机性。实验结果表明，该密码系统具有较高的安全性和抗统计攻击和差分攻击的鲁棒性，其熵值高达7.9997，NPCR平均值为99.62%，UACI为33.4%。硬件实现实现了3.49 Gbps的吞吐量和0.098 W的低功耗，证实了其适合实时嵌入式图像加密应用。这些结果验证了所提出的设计在满足现代图像传输系统的高速、低功耗和高安全性要求方面的有效性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Integration-The Vlsi Journal 工程技术-工程：电子与电气

CiteScore

3.80

自引率

5.30%

发文量

107

审稿时长

6 months

期刊介绍： Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.