Jatismar Saha, Manosh Protim Gogoi, Bijit Choudhuri, Rajesh Saha
{"title":"Investigating the effects of interface trap charges and temperature on n-type step tunneling path TFET","authors":"Jatismar Saha, Manosh Protim Gogoi, Bijit Choudhuri, Rajesh Saha","doi":"10.1007/s10470-025-02505-x","DOIUrl":null,"url":null,"abstract":"<div><p>This work presents the design and analysis of a Step Tunneling Path (STP) TFET, aimed at enhancing tunneling control and making it suitable for low power applications. The device performance is evaluated under varying interface trap charge (ITC) densities ranging from 10¹² cm⁻² to 3 × 10¹² cm⁻² and temperature conditions from 300 K to 500 K. The DC analysis investigates the influence of positive and negative ITCs on transfer characteristics, energy band diagram shifts at ambipolar states, BTBT rate, and threshold voltage. Additionally, the effects of ITC concentration on AC parameters such as gate capacitance, transconductance, and cut-off frequency are examined. The study also includes a comprehensive evaluation of DC and RF/analog performance over the specified temperature range. The findings provide valuable insights into optimizing STP TFET performance and reliability for low-power electronic applications.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 1","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-09-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02505-x","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
This work presents the design and analysis of a Step Tunneling Path (STP) TFET, aimed at enhancing tunneling control and making it suitable for low power applications. The device performance is evaluated under varying interface trap charge (ITC) densities ranging from 10¹² cm⁻² to 3 × 10¹² cm⁻² and temperature conditions from 300 K to 500 K. The DC analysis investigates the influence of positive and negative ITCs on transfer characteristics, energy band diagram shifts at ambipolar states, BTBT rate, and threshold voltage. Additionally, the effects of ITC concentration on AC parameters such as gate capacitance, transconductance, and cut-off frequency are examined. The study also includes a comprehensive evaluation of DC and RF/analog performance over the specified temperature range. The findings provide valuable insights into optimizing STP TFET performance and reliability for low-power electronic applications.
期刊介绍：
Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today.
A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
