A 0.41- μW Self-Biased Temperature and Offset-Compensated Fully Differential Instrumentation Amplifier With 47 mdB/°C Thermal Sensitivity and 425 pVolt/°C Offset Drift

IF 1.6 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Koyel Mukherjee, Rajat Kumar Pal, Soumya Pandit
{"title":"A 0.41-\n\n μW Self-Biased Temperature and Offset-Compensated Fully Differential Instrumentation Amplifier With 47 mdB/°C Thermal Sensitivity and 425 pVolt/°C Offset Drift","authors":"Koyel Mukherjee,&nbsp;Rajat Kumar Pal,&nbsp;Soumya Pandit","doi":"10.1002/cta.4397","DOIUrl":null,"url":null,"abstract":"<div>\n \n <p>A low-power self-biased single operational transconductance amplifier (OTA)-based temperature and offset compensated fully differential instrumentation amplifier (FDIA) is proposed in this article. The design of the FDIA circuit, mainly for low-frequency applications like wearable bio-medical instruments, is carried out in SCL 0.18-\n<span></span><math>\n <mi>μ</mi></math>m standard CMOS technology. The circuit operates under 0.6V supply voltage. The 43.8dB differential gain of the FDIA demonstrates a maximum variation of 47 mdB/°C for temperature ranging between \n<span></span><math>\n <mo>−</mo>\n <mn>15</mn></math>°C and +48°C with signal-bandwidth ranging from 0.5 to 1.02 kHz. It also shows a moderately high common mode rejection ratio (CMRR) of \n<span></span><math>\n <mo>≈</mo></math> 100 dB. A simple offset-compensation arrangement lowers the offset voltage to only 13 nV which drifts maximum by 425 pV/°C. Operation under sub-1 V supply voltage, nano-ampere bias currents, and weak inversion mode of operations of the transistors has effectively restricted the power consumption of the proposed FDIA circuit to less than 500 nW. An optimized layout design of the proposed circuit results in a total silicon area of 0.014 mm\n<span></span><math>\n <msup>\n <mrow></mrow>\n <mrow>\n <mn>2</mn>\n </mrow>\n </msup></math>.</p>\n </div>","PeriodicalId":13874,"journal":{"name":"International Journal of Circuit Theory and Applications","volume":"53 9","pages":"5061-5075"},"PeriodicalIF":1.6000,"publicationDate":"2024-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Circuit Theory and Applications","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1002/cta.4397","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

A low-power self-biased single operational transconductance amplifier (OTA)-based temperature and offset compensated fully differential instrumentation amplifier (FDIA) is proposed in this article. The design of the FDIA circuit, mainly for low-frequency applications like wearable bio-medical instruments, is carried out in SCL 0.18- μm standard CMOS technology. The circuit operates under 0.6V supply voltage. The 43.8dB differential gain of the FDIA demonstrates a maximum variation of 47 mdB/°C for temperature ranging between 15°C and +48°C with signal-bandwidth ranging from 0.5 to 1.02 kHz. It also shows a moderately high common mode rejection ratio (CMRR) of 100 dB. A simple offset-compensation arrangement lowers the offset voltage to only 13 nV which drifts maximum by 425 pV/°C. Operation under sub-1 V supply voltage, nano-ampere bias currents, and weak inversion mode of operations of the transistors has effectively restricted the power consumption of the proposed FDIA circuit to less than 500 nW. An optimized layout design of the proposed circuit results in a total silicon area of 0.014 mm 2 .

一种0.41 μW自偏置温度补偿全差分仪表放大器,具有47 mdB/°C的热敏度和425 pVolt/°C的偏置漂移
提出了一种基于温度补偿和偏置补偿的低功率自偏置单运算跨导放大器(OTA)。FDIA电路主要用于可穿戴生物医疗仪器等低频应用,采用SCL 0.18- μm标准CMOS技术进行设计。电路在0.6V电源电压下工作。FDIA的43.8dB差分增益显示,在- 15°C至+48°C的温度范围内,信号带宽范围为0.5至1.02 kHz,最大变化为47 mdB/°C。它还显示出中等高的共模抑制比(CMRR),约为100 dB。一个简单的偏移补偿安排降低偏移电压只有13 nV,最大漂移425 pV/°C。在低于1 V的电源电压、纳米安培的偏置电流和晶体管的弱反转工作模式下工作,有效地将所提出的FDIA电路的功耗限制在500 nW以下。该电路的优化布局设计使总硅面积为0.014 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
International Journal of Circuit Theory and Applications
International Journal of Circuit Theory and Applications 工程技术-工程:电子与电气
CiteScore
3.60
自引率
34.80%
发文量
277
审稿时长
4.5 months
期刊介绍: The scope of the Journal comprises all aspects of the theory and design of analog and digital circuits together with the application of the ideas and techniques of circuit theory in other fields of science and engineering. Examples of the areas covered include: Fundamental Circuit Theory together with its mathematical and computational aspects; Circuit modeling of devices; Synthesis and design of filters and active circuits; Neural networks; Nonlinear and chaotic circuits; Signal processing and VLSI; Distributed, switched and digital circuits; Power electronics; Solid state devices. Contributions to CAD and simulation are welcome.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信