Multipath chopper stabilized operational amplifier with a floating high-pass filter ripple reduction loop

IF 1.9 3区工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC

Microelectronics Journal Pub Date : 2025-08-25 DOI:10.1016/j.mejo.2025.106857

Inju Yu , Hyungseup Kim , Sanggyun Kang , Mookyoung Yoo , Jihyang Wi , Gibae Nam , Manhyeok Choi , Minhyeok Son , Hyoungho Ko

{"title":"Multipath chopper stabilized operational amplifier with a floating high-pass filter ripple reduction loop","authors":"Inju Yu , Hyungseup Kim , Sanggyun Kang , Mookyoung Yoo , Jihyang Wi , Gibae Nam , Manhyeok Choi , Minhyeok Son , Hyoungho Ko","doi":"10.1016/j.mejo.2025.106857","DOIUrl":null,"url":null,"abstract":"<div><div>This paper proposes a chopper-stabilized multipath operational amplifier with a floating high-pass filter (HPF) on the ripple rejection loop (RRL). Multipath amplifiers, combined with techniques such as chopping and auto-zeroing, effectively reduce noise and DC offset. In chopper amplifiers, high-order low-pass filters (LPFs) are commonly used to reduce output ripples, but they require a large area and limit the bandwidth. This issue can be resolved by adding an RRL to the low-frequency path (LFP). However, the RRL responds slowly to rapid changes in the common-mode voltage of the input signal. To improve this, a floating HPF is added to the RRL for faster common-mode response. The proposed amplifier is implemented in a 180-nm CMOS process with an active area of 0.95 mm<sup>2</sup>, and the total current consumption is 108.7 μA with a 1.8 V supply voltage. The input-referred noise and noise efficiency factor (NEF) are 18.3 nV/√Hz and 4.17, respectively.</div></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":"165 ","pages":"Article 106857"},"PeriodicalIF":1.9000,"publicationDate":"2025-08-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239125003066","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

This paper proposes a chopper-stabilized multipath operational amplifier with a floating high-pass filter (HPF) on the ripple rejection loop (RRL). Multipath amplifiers, combined with techniques such as chopping and auto-zeroing, effectively reduce noise and DC offset. In chopper amplifiers, high-order low-pass filters (LPFs) are commonly used to reduce output ripples, but they require a large area and limit the bandwidth. This issue can be resolved by adding an RRL to the low-frequency path (LFP). However, the RRL responds slowly to rapid changes in the common-mode voltage of the input signal. To improve this, a floating HPF is added to the RRL for faster common-mode response. The proposed amplifier is implemented in a 180-nm CMOS process with an active area of 0.95 mm², and the total current consumption is 108.7 μA with a 1.8 V supply voltage. The input-referred noise and noise efficiency factor (NEF) are 18.3 nV/√Hz and 4.17, respectively.

查看原文本刊更多论文

多径斩波稳定运算放大器与浮动高通滤波器纹波消减回路

提出了一种在抑制纹波环路上采用浮动高通滤波器的斩波稳定多径运算放大器。多径放大器与斩波和自动归零等技术相结合，可以有效地降低噪声和直流偏置。在斩波放大器中，高阶低通滤波器（lpf）通常用于减少输出波纹，但它们需要很大的面积和限制带宽。这个问题可以通过向LFP （low-frequency path）添加RRL来解决。然而，RRL对输入信号共模电压的快速变化反应缓慢。为了改进这一点，在RRL中添加了一个浮动HPF，以获得更快的共模响应。该放大器采用180nm CMOS工艺，有源面积为0.95 mm2，总电流消耗为108.7 μA，电源电压为1.8 V。输入参考噪声和噪声效率因子（NEF）分别为18.3 nV/√Hz和4.17。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Microelectronics Journal 工程技术-工程：电子与电气

CiteScore

4.00

自引率

27.30%

发文量

222

审稿时长

43 days

期刊介绍： Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems. The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc. Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.