Yingjie Fan, Ya Wang, Haiteng Huang, Jingjing Zhang, Lihui Yu, Jingquan Guo, Qiutong Zhao, Yiling Zhang, Zhuzhuoyue Chen, Shujun Ye
{"title":"Controllable formation of HfO<sub>2</sub>thin film in 20-nm-thick lateral trenches with high aspect ratio up to 30.","authors":"Yingjie Fan, Ya Wang, Haiteng Huang, Jingjing Zhang, Lihui Yu, Jingquan Guo, Qiutong Zhao, Yiling Zhang, Zhuzhuoyue Chen, Shujun Ye","doi":"10.1088/1361-6528/adf33e","DOIUrl":null,"url":null,"abstract":"<p><p>Ultimate-Vertical-Gate-All-Around (UVGAA) MOSFET represent an advanced evolution of vertical GAA (VGAA) architectures, featuring source-drain symmetry enabled by simultaneous formation of both terminals. Derived from the fabrication methods of 3D NAND flash memory, UVGAA MOSFET offer potential for vertically stacked logic circuits. However, their implementation demands ultra-thin sacrificial Si3N4 layers and higher lateral-high-aspect-ratio (LHAR) trench structures compared to 3D NAND flash memory. In this study, 20 nm-thick multilayer LHAR trench structures with aspect ratio up to 30 were successfully fabricated via a combined dry and wet etching approach applied to SiO2-Si3N4-SiO2 multilayer stacks. Hafnium dioxide (HfO₂) thin films were subsequently deposited within these confined geometries and on planar silicon surfaces using atomic layer deposition (ALD). By systematically optimizing key process parameters: precursor pulse time and purge duration-optimal conditions for uniform and conformal film growth were established. The comprehensive deposition behavior of HfO₂ films in different geometric structures has been qualitatively analyzed using the molecular diffusion theory and the surface adsorption kinetics model. Resulting HfO₂ films exhibited predominantly amorphous structure, ultra-low surface roughness, and excellent electrical properties. This study establishes a theoretical framework and process foundation for the miniaturization and performance optimization of next-generation 3D integrated circuits.</p>","PeriodicalId":19035,"journal":{"name":"Nanotechnology","volume":" ","pages":""},"PeriodicalIF":2.8000,"publicationDate":"2025-07-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nanotechnology","FirstCategoryId":"88","ListUrlMain":"https://doi.org/10.1088/1361-6528/adf33e","RegionNum":4,"RegionCategory":"材料科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"MATERIALS SCIENCE, MULTIDISCIPLINARY","Score":null,"Total":0}
引用次数: 0
Abstract
Ultimate-Vertical-Gate-All-Around (UVGAA) MOSFET represent an advanced evolution of vertical GAA (VGAA) architectures, featuring source-drain symmetry enabled by simultaneous formation of both terminals. Derived from the fabrication methods of 3D NAND flash memory, UVGAA MOSFET offer potential for vertically stacked logic circuits. However, their implementation demands ultra-thin sacrificial Si3N4 layers and higher lateral-high-aspect-ratio (LHAR) trench structures compared to 3D NAND flash memory. In this study, 20 nm-thick multilayer LHAR trench structures with aspect ratio up to 30 were successfully fabricated via a combined dry and wet etching approach applied to SiO2-Si3N4-SiO2 multilayer stacks. Hafnium dioxide (HfO₂) thin films were subsequently deposited within these confined geometries and on planar silicon surfaces using atomic layer deposition (ALD). By systematically optimizing key process parameters: precursor pulse time and purge duration-optimal conditions for uniform and conformal film growth were established. The comprehensive deposition behavior of HfO₂ films in different geometric structures has been qualitatively analyzed using the molecular diffusion theory and the surface adsorption kinetics model. Resulting HfO₂ films exhibited predominantly amorphous structure, ultra-low surface roughness, and excellent electrical properties. This study establishes a theoretical framework and process foundation for the miniaturization and performance optimization of next-generation 3D integrated circuits.
期刊介绍:
The journal aims to publish papers at the forefront of nanoscale science and technology and especially those of an interdisciplinary nature. Here, nanotechnology is taken to include the ability to individually address, control, and modify structures, materials and devices with nanometre precision, and the synthesis of such structures into systems of micro- and macroscopic dimensions such as MEMS based devices. It encompasses the understanding of the fundamental physics, chemistry, biology and technology of nanometre-scale objects and how such objects can be used in the areas of computation, sensors, nanostructured materials and nano-biotechnology.