ANAS: Software–hardware co-design of approximate neural network accelerators via neural architecture search

IF 2.2 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Ying Wu, Zheyu Yan, Xunzhao Yin, Lenian He, Cheng Zhuo
{"title":"ANAS: Software–hardware co-design of approximate neural network accelerators via neural architecture search","authors":"Ying Wu,&nbsp;Zheyu Yan,&nbsp;Xunzhao Yin,&nbsp;Lenian He,&nbsp;Cheng Zhuo","doi":"10.1016/j.vlsi.2025.102469","DOIUrl":null,"url":null,"abstract":"<div><div>Deep Neural Networks (DNNs) are prevalent solutions for perception tasks, with energy efficiency being particularly critical for deployment on edge platforms. Various studies have proposed efficient DNN edge deployment solutions; however, an important aspect – approximate computing – has been overlooked. Current research primarily focuses on designing approximate circuits for specific DNN models, neglecting the influence of DNN architecture design. To address this gap, this paper proposes a software–hardware co-exploration framework for approximate DNN accelerator design that jointly explores approximate multipliers and neural architectures. This framework, termed Approximate Neural Architecture Search (ANAS), tackles two main challenges: (1) efficiently evaluating the impact of approximate multipliers on application performance and accelerator design for each sample, and (2) effectively navigating a large design space to identify optimal configurations. The framework employs a recurrent neural network-based reinforcement learning algorithm to identify an optimal approximate multiplier-DNN architecture pair that balances DNN accuracy and hardware cost. Experimental results demonstrate that ANAS achieves comparable accuracy while reducing energy consumption and latency by up to 40% compared to state-of-the-art NAS-based methods.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"104 ","pages":"Article 102469"},"PeriodicalIF":2.2000,"publicationDate":"2025-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025001269","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

Deep Neural Networks (DNNs) are prevalent solutions for perception tasks, with energy efficiency being particularly critical for deployment on edge platforms. Various studies have proposed efficient DNN edge deployment solutions; however, an important aspect – approximate computing – has been overlooked. Current research primarily focuses on designing approximate circuits for specific DNN models, neglecting the influence of DNN architecture design. To address this gap, this paper proposes a software–hardware co-exploration framework for approximate DNN accelerator design that jointly explores approximate multipliers and neural architectures. This framework, termed Approximate Neural Architecture Search (ANAS), tackles two main challenges: (1) efficiently evaluating the impact of approximate multipliers on application performance and accelerator design for each sample, and (2) effectively navigating a large design space to identify optimal configurations. The framework employs a recurrent neural network-based reinforcement learning algorithm to identify an optimal approximate multiplier-DNN architecture pair that balances DNN accuracy and hardware cost. Experimental results demonstrate that ANAS achieves comparable accuracy while reducing energy consumption and latency by up to 40% compared to state-of-the-art NAS-based methods.
基于神经架构搜索的近似神经网络加速器软硬件协同设计
深度神经网络(dnn)是感知任务的普遍解决方案,在边缘平台上部署时,能效尤为重要。各种研究提出了有效的深度神经网络边缘部署解决方案;然而,一个重要的方面——近似计算——却被忽视了。目前的研究主要集中在为特定的深度神经网络模型设计近似电路,而忽略了深度神经网络架构设计的影响。为了解决这一差距,本文提出了一种用于近似DNN加速器设计的软硬件协同探索框架,该框架共同探索近似乘法器和神经架构。这个框架被称为近似神经架构搜索(ANAS),解决了两个主要挑战:(1)有效地评估近似乘子对每个样本的应用性能和加速器设计的影响,以及(2)有效地导航大型设计空间以确定最佳配置。该框架采用基于循环神经网络的强化学习算法来识别最优近似乘法器-DNN架构对,以平衡DNN精度和硬件成本。实验结果表明,与最先进的基于nas的方法相比,ANAS达到了相当的精度,同时减少了高达40%的能耗和延迟。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信