A dual adaptive bias based low-dropout regulator with nonlinear current mirror loop for fast transient response

IF 2.2 3区工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Integration-The Vlsi Journal Pub Date : 2025-06-25 DOI:10.1016/j.vlsi.2025.102463

Yongqing Wang, Tianjun Sun, Jinhang Zhang, Qisheng Zhang

引用次数: 0

Abstract

Proposed in this study is a dual adaptive bias based low-dropout regulator (DAB-LDO) for wearable portable devices with fast transient response and superior control performance. Building on the conventional LDO with a single adaptive bias loop, we devise an additional adaptive bias nonlinear current mirror loop to provide a fast discharging slew rate at the gate of the power transistor. The proposed DAB-LDO regulator can achieve a better dynamic response including low undershoots and overshoots. Based on the proposed DAB-LDO, a simplified multi-loop analysis method is then developed to analyze the loop stability of the regulator. The DAB-LDO regulator is fabricated with the SMIC 180 nm process. It achieves a transient variation of 18 mV for 0- 50 mA of load step with an output capacitor of 1

μ

查看原文本刊更多论文

一种基于双自适应偏置的低差非线性电流镜像环调节器，用于快速瞬态响应

本研究提出了一种基于双自适应偏置的低差调节器（DAB-LDO），用于可穿戴便携式设备，具有快速的瞬态响应和优越的控制性能。在传统LDO单自适应偏置环路的基础上，我们设计了一个额外的自适应偏置非线性电流镜像环路，以在功率晶体管栅极提供快速的放电压摆率。所提出的DAB-LDO调节器可以实现较好的动态响应，包括低欠调和过调。在此基础上，提出了一种简化的多回路分析方法来分析调节器的回路稳定性。采用中芯国际180nm工艺制备了DAB-LDO稳压器。在0 ~ 50 mA的负载阶跃下，输出电容为1 μF，实现了18 mV的瞬态变化。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Integration-The Vlsi Journal 工程技术-工程：电子与电气

CiteScore

3.80

自引率

5.30%

发文量

107

审稿时长

6 months

期刊介绍： Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.