Impact of Parasitics on the Dynamic Performance of Capacitor Clamped Bidirectional DC–DC Converter

IF 1.7 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Dogga Raveendhra, Komma Lavanya, Kalamchety Srinivasa Ravi Kumar, Vijay Babu Koreboina, Janaki Pakalapati, Yatindra Gopal
{"title":"Impact of Parasitics on the Dynamic Performance of Capacitor Clamped Bidirectional DC–DC Converter","authors":"Dogga Raveendhra,&nbsp;Komma Lavanya,&nbsp;Kalamchety Srinivasa Ravi Kumar,&nbsp;Vijay Babu Koreboina,&nbsp;Janaki Pakalapati,&nbsp;Yatindra Gopal","doi":"10.1049/pel2.70059","DOIUrl":null,"url":null,"abstract":"<p>This study investigates the impact of parasitic elements on the dynamic performance of a capacitor clamped bidirectional DC–DC converter (CC-BDC) to emulate real-world conditions. Non-ideal factors, including component imperfections and parasitic losses, are incorporated to derive accurate duty cycle expressions and optimise inductor and capacitor design under ripple constraints influenced by equivalent series resistance (ESR). A detailed analysis of inrush currents for conventional and proposed CC-BDC designs reveals significant improvements in performance. The proposed CC-BDC achieves a 102.53% reduction in inrush current overshoot, with peak input currents reduced from 13.31 to 7.84 A and a settling time improvement from 0.0275 to 0.0207 s. Dynamic performance metrics, such as gain margin, phase margin, and phase crossover frequency, are used to evaluate stability under varying capacitance, inductance, and resistance conditions. The proposed converter demonstrates a 33.3% reduction in output voltage % peak overshoot (%<i>M</i><sub>P</sub>) under capacitance variations and a 15.7% improvement in overshoot control for inductor current with increased inductance. These findings highlight the CC-BDC's enhanced stability, reduced overshoot, and faster settling times, making it a high-performance and cost-effective solution for renewable energy systems and electric vehicle charging infrastructure.</p>","PeriodicalId":56302,"journal":{"name":"IET Power Electronics","volume":"18 1","pages":""},"PeriodicalIF":1.7000,"publicationDate":"2025-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://onlinelibrary.wiley.com/doi/epdf/10.1049/pel2.70059","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1049/pel2.70059","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This study investigates the impact of parasitic elements on the dynamic performance of a capacitor clamped bidirectional DC–DC converter (CC-BDC) to emulate real-world conditions. Non-ideal factors, including component imperfections and parasitic losses, are incorporated to derive accurate duty cycle expressions and optimise inductor and capacitor design under ripple constraints influenced by equivalent series resistance (ESR). A detailed analysis of inrush currents for conventional and proposed CC-BDC designs reveals significant improvements in performance. The proposed CC-BDC achieves a 102.53% reduction in inrush current overshoot, with peak input currents reduced from 13.31 to 7.84 A and a settling time improvement from 0.0275 to 0.0207 s. Dynamic performance metrics, such as gain margin, phase margin, and phase crossover frequency, are used to evaluate stability under varying capacitance, inductance, and resistance conditions. The proposed converter demonstrates a 33.3% reduction in output voltage % peak overshoot (%MP) under capacitance variations and a 15.7% improvement in overshoot control for inductor current with increased inductance. These findings highlight the CC-BDC's enhanced stability, reduced overshoot, and faster settling times, making it a high-performance and cost-effective solution for renewable energy systems and electric vehicle charging infrastructure.

寄生对电容箝位双向DC-DC变换器动态性能的影响
本研究探讨了寄生元件对电容箝位双向DC-DC转换器(CC-BDC)动态性能的影响,以模拟现实世界的条件。在等效串联电阻(ESR)影响的纹波约束下,纳入了非理想因素,包括元件缺陷和寄生损耗,以获得准确的占空比表达式,并优化电感和电容器的设计。对传统和提议的CC-BDC设计的浪涌电流的详细分析揭示了性能的显着改进。所提出的CC-BDC实现了102.53%的浪涌超调降低,峰值输入电流从13.31 a降低到7.84 a,稳定时间从0.0275 s提高到0.0207 s。动态性能指标,如增益裕度、相位裕度和相位交叉频率,用于评估在不同电容、电感和电阻条件下的稳定性。所提出的变换器在电容变化下输出电压%峰值超调(%MP)降低33.3%,电感增大时电感电流的超调控制提高15.7%。这些发现突出了CC-BDC的稳定性增强,超调减少,沉降时间更快,使其成为可再生能源系统和电动汽车充电基础设施的高性能和经济高效的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IET Power Electronics
IET Power Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
5.50
自引率
10.00%
发文量
195
审稿时长
5.1 months
期刊介绍: IET Power Electronics aims to attract original research papers, short communications, review articles and power electronics related educational studies. The scope covers applications and technologies in the field of power electronics with special focus on cost-effective, efficient, power dense, environmental friendly and robust solutions, which includes: Applications: Electric drives/generators, renewable energy, industrial and consumable applications (including lighting, welding, heating, sub-sea applications, drilling and others), medical and military apparatus, utility applications, transport and space application, energy harvesting, telecommunications, energy storage management systems, home appliances. Technologies: Circuits: all type of converter topologies for low and high power applications including but not limited to: inverter, rectifier, dc/dc converter, power supplies, UPS, ac/ac converter, resonant converter, high frequency converter, hybrid converter, multilevel converter, power factor correction circuits and other advanced topologies. Components and Materials: switching devices and their control, inductors, sensors, transformers, capacitors, resistors, thermal management, filters, fuses and protection elements and other novel low-cost efficient components/materials. Control: techniques for controlling, analysing, modelling and/or simulation of power electronics circuits and complete power electronics systems. Design/Manufacturing/Testing: new multi-domain modelling, assembling and packaging technologies, advanced testing techniques. Environmental Impact: Electromagnetic Interference (EMI) reduction techniques, Electromagnetic Compatibility (EMC), limiting acoustic noise and vibration, recycling techniques, use of non-rare material. Education: teaching methods, programme and course design, use of technology in power electronics teaching, virtual laboratory and e-learning and fields within the scope of interest. Special Issues. Current Call for papers: Harmonic Mitigation Techniques and Grid Robustness in Power Electronic-Based Power Systems - https://digital-library.theiet.org/files/IET_PEL_CFP_HMTGRPEPS.pdf
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信