A lightweight FPGA accelerator for onboard processing of hyperspectral anomaly detection based on optimized TinyYOLOv3 model

IF 2.5 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
D. Venkat Reddy , M.V. Nageswara Rao , T.V.V. Satyanarayana , T. Aravinda Babu , Karna Vishnu Vardhana Reddy
{"title":"A lightweight FPGA accelerator for onboard processing of hyperspectral anomaly detection based on optimized TinyYOLOv3 model","authors":"D. Venkat Reddy ,&nbsp;M.V. Nageswara Rao ,&nbsp;T.V.V. Satyanarayana ,&nbsp;T. Aravinda Babu ,&nbsp;Karna Vishnu Vardhana Reddy","doi":"10.1016/j.vlsi.2025.102443","DOIUrl":null,"url":null,"abstract":"<div><div>Due to the abundance and richness of spectral-spatial information, hyperspectral images (HSIs) obtained from hyperspectral imaging have been widely used in a variety of applications, including target or anomaly identification. However, due to its low processing complexity, onboard real-time anomaly identification has always been challenging in hyperspectral image analysis. To achieve high detection accuracy, most existing anomaly detection systems inevitably compromise on high computational complexity. In this paper, a new lightweight field-programmable gate array (FPGA) accelerator is proposed for hyperspectral anomaly detection using HSIs. The proposed approach consists of two stages. In the first stage, average fusion is used to reduce the dimensions of the HSIs. In the second stage, an optimized TinyYOLOv3 accelerator is utilized to extract features and detect anomalies. This optimized TinyYOLOv3 accelerator uses a hardware-friendly shift-based floating-fixed multiply accumulator (MAC) operator and a shift-based quantization method. The shift-based floating-fixed MAC operator is further optimized using a compact LUT-based multiplier (C-LUT-MUL) and an effective floating point adder. The proposed lightweight FPGA Accelerator is implemented on the coding tool Xilinx Verilog using San Diego, Urban-Beach, and EI Segundo datasets. The evaluation results reveal that the proposed accelerator has a higher resource consumption and processing speed (62.5 FPS) while maintaining maximum detection accuracy. This shows the benefits of the proposed lightweight FPGA accelerator over existing research.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"104 ","pages":"Article 102443"},"PeriodicalIF":2.5000,"publicationDate":"2025-05-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025001002","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

Due to the abundance and richness of spectral-spatial information, hyperspectral images (HSIs) obtained from hyperspectral imaging have been widely used in a variety of applications, including target or anomaly identification. However, due to its low processing complexity, onboard real-time anomaly identification has always been challenging in hyperspectral image analysis. To achieve high detection accuracy, most existing anomaly detection systems inevitably compromise on high computational complexity. In this paper, a new lightweight field-programmable gate array (FPGA) accelerator is proposed for hyperspectral anomaly detection using HSIs. The proposed approach consists of two stages. In the first stage, average fusion is used to reduce the dimensions of the HSIs. In the second stage, an optimized TinyYOLOv3 accelerator is utilized to extract features and detect anomalies. This optimized TinyYOLOv3 accelerator uses a hardware-friendly shift-based floating-fixed multiply accumulator (MAC) operator and a shift-based quantization method. The shift-based floating-fixed MAC operator is further optimized using a compact LUT-based multiplier (C-LUT-MUL) and an effective floating point adder. The proposed lightweight FPGA Accelerator is implemented on the coding tool Xilinx Verilog using San Diego, Urban-Beach, and EI Segundo datasets. The evaluation results reveal that the proposed accelerator has a higher resource consumption and processing speed (62.5 FPS) while maintaining maximum detection accuracy. This shows the benefits of the proposed lightweight FPGA accelerator over existing research.
基于优化的TinyYOLOv3模型的机载高光谱异常检测轻量级FPGA加速器
由于光谱空间信息的丰富性和丰富性,高光谱成像获得的高光谱图像被广泛应用于目标或异常识别等各种应用。然而,由于处理复杂度低,机载实时异常识别一直是高光谱图像分析中的难点。现有的大多数异常检测系统为了达到较高的检测精度,不可避免地牺牲了较高的计算复杂度。本文提出了一种新的轻型现场可编程门阵列(FPGA)加速器,用于高光谱异常检测。建议的方法包括两个阶段。在第一阶段,使用平均融合来减小hsi的尺寸。第二阶段,利用优化后的TinyYOLOv3加速器进行特征提取和异常检测。这个优化的TinyYOLOv3加速器使用硬件友好的基于移位的浮点固定乘法累加器(MAC)运算符和基于移位的量化方法。使用紧凑的基于lut的乘法器(C-LUT-MUL)和有效的浮点加法器进一步优化了基于移位的浮动固定MAC算子。提出的轻量级FPGA加速器在编码工具Xilinx Verilog上使用San Diego, Urban-Beach和EI Segundo数据集实现。评估结果表明,该加速器在保持最大检测精度的同时,具有较高的资源消耗和处理速度(62.5 FPS)。这显示了轻量级FPGA加速器相对于现有研究的优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信