Design of a Low-Latency dv/dt and di/dt Closed-Loop Active Gate Driver for SiC MOSFETs With Simple Structure

IF 3.9 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Xuhao Zhu;Wu Chen;Yubo Yuan
{"title":"Design of a Low-Latency dv/dt and di/dt Closed-Loop Active Gate Driver for SiC MOSFETs With Simple Structure","authors":"Xuhao Zhu;Wu Chen;Yubo Yuan","doi":"10.1109/OJPEL.2025.3569561","DOIUrl":null,"url":null,"abstract":"This study addresses the issue of voltage and current overshoot in SiC MOSFET applications by proposing a novel Kelvin-source series active gate driver (AGD). The proposed AGD combines the benefits of existing structures while utilizing a closed-loop d<italic>v</i>/d<italic>t</i> and d<italic>i</i>/d<italic>t</i> mixed control method, ensuring adaptability of varying load conditions. The implementation circuit consists mainly of simple BJT followers and resistor-capacitor passive networks. The circuit features real-time feedback control, straightforward design, and rapid response time. Through simulation and experiment, the proposed AGD demonstrated effective suppression of overshoot and lower switching loss compared to conventional gate driver, while enhancing EMI performance during hard-switching. The proposed AGD shows simplicity and versatility, proving its potential in SiC MOSFET applications.","PeriodicalId":93182,"journal":{"name":"IEEE open journal of power electronics","volume":"6 ","pages":"947-960"},"PeriodicalIF":3.9000,"publicationDate":"2025-03-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11002771","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE open journal of power electronics","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/11002771/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This study addresses the issue of voltage and current overshoot in SiC MOSFET applications by proposing a novel Kelvin-source series active gate driver (AGD). The proposed AGD combines the benefits of existing structures while utilizing a closed-loop dv/dt and di/dt mixed control method, ensuring adaptability of varying load conditions. The implementation circuit consists mainly of simple BJT followers and resistor-capacitor passive networks. The circuit features real-time feedback control, straightforward design, and rapid response time. Through simulation and experiment, the proposed AGD demonstrated effective suppression of overshoot and lower switching loss compared to conventional gate driver, while enhancing EMI performance during hard-switching. The proposed AGD shows simplicity and versatility, proving its potential in SiC MOSFET applications.
结构简单的SiC mosfet低延迟dv/dt和di/dt闭环有源栅极驱动器设计
本研究通过提出一种新颖的开尔文源系列有源栅极驱动器(AGD)来解决SiC MOSFET应用中的电压和电流超调问题。所提出的AGD结合了现有结构的优点,同时采用闭环dv/dt和di/dt混合控制方法,确保了对不同负载条件的适应性。实现电路主要由简单的BJT跟踪器和电阻-电容无源网络组成。该电路具有实时反馈控制、设计简单、响应时间快等特点。通过仿真和实验,与传统栅极驱动器相比,所提出的AGD可以有效抑制超调,降低开关损耗,同时提高硬开关时的电磁干扰性能。所提出的AGD具有简单性和多功能性,证明了其在SiC MOSFET应用中的潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
8.60
自引率
0.00%
发文量
0
审稿时长
8 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信