Qinglong Lin, Yingying Jiao, Kaiming Nie, Jiangtao Xu
{"title":"A 36× 7 scanning LiDAR sensor with full coincidence detection for background light suppression","authors":"Qinglong Lin, Yingying Jiao, Kaiming Nie, Jiangtao Xu","doi":"10.1016/j.mejo.2025.106722","DOIUrl":null,"url":null,"abstract":"<div><div>This paper presents a scanning light detection and ranging (LiDAR) with a 36 × 7 array, integrated with coarse and fine quantization time to digital converters (TDCs). A novel coincidence detection circuit is proposed to mitigate the issues of miscounts and missed counts commonly encountered in conventional methods. Furthermore, the system employs a hybrid architecture that combines successive approximation with pipelining, enabling parallel binary quantization of each stage. The chip is designed using a 110 nm CMOS process with a total area of <span><math><mrow><mn>1</mn><mo>.</mo><mn>15</mn><mspace></mspace><msup><mrow><mi>mm</mi></mrow><mrow><mn>2</mn></mrow></msup></mrow></math></span>. The coarse quantization TDC adopts an analog counter design, achieving a compact macro-pixel size of <span><math><mrow><mn>55</mn><mo>×</mo><mn>55</mn><mspace></mspace><msup><mrow><mi>μ</mi><mi>m</mi></mrow><mrow><mn>2</mn></mrow></msup></mrow></math></span>. The simulation results demonstrate that the proposed coincidence detection circuit exhibits a higher success rate under varying background light intensities and distances, and the system achieves a depth precision of 0.18% over a measurement range of 48 meters with a frame rate of 50 fps.</div></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":"162 ","pages":"Article 106722"},"PeriodicalIF":1.9000,"publicationDate":"2025-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239125001717","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
This paper presents a scanning light detection and ranging (LiDAR) with a 36 × 7 array, integrated with coarse and fine quantization time to digital converters (TDCs). A novel coincidence detection circuit is proposed to mitigate the issues of miscounts and missed counts commonly encountered in conventional methods. Furthermore, the system employs a hybrid architecture that combines successive approximation with pipelining, enabling parallel binary quantization of each stage. The chip is designed using a 110 nm CMOS process with a total area of . The coarse quantization TDC adopts an analog counter design, achieving a compact macro-pixel size of . The simulation results demonstrate that the proposed coincidence detection circuit exhibits a higher success rate under varying background light intensities and distances, and the system achieves a depth precision of 0.18% over a measurement range of 48 meters with a frame rate of 50 fps.
期刊介绍:
Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems.
The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc.
Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.