Prajuab Pawarangkoon;Rafidah Ahmad;Ruhaifi Abdullah Zawawi;Asrulnizam Abd Manaf;Wanlop Surakampontorn;Surachoke Thanapitak
{"title":"A Nanopower EEG Low-Pass Filter Using Current-Sharing Vertical Differential Pairs","authors":"Prajuab Pawarangkoon;Rafidah Ahmad;Ruhaifi Abdullah Zawawi;Asrulnizam Abd Manaf;Wanlop Surakampontorn;Surachoke Thanapitak","doi":"10.1109/TVLSI.2025.3540116","DOIUrl":null,"url":null,"abstract":"A follower-based <inline-formula> <tex-math>${g}_{m} - C$ </tex-math></inline-formula> low-pass filter that employs CMOS vertical source-couple-pair (VSCP) transconductors is proposed for practical use in EEG acquisition systems. The VSCP transconductor operates as a <inline-formula> <tex-math>${g}_{m}$ </tex-math></inline-formula> cell with current sharing and linearity enhancement features. It is applied in the first- and second-order <inline-formula> <tex-math>${g}_{m} - C$ </tex-math></inline-formula> sections cascaded to form a third-order low-pass filter targeting a 150-Hz bandwidth. To mitigate the effects of biasing current source mismatch, dynamic element matching (DEM) is optionally applied to the relevant biasing current source pairs, resulting in second harmonic distortion (HD2) and noise suppression. Implemented in a 0.18-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m process, the proposed filter consumes 16.3-nW power from a 1.2-V supply. Thanks to the DEM and VSCPs, the filter achieves a 150-mVP linear input range [measured at 1% total harmonic distortion (THD)], whereas the input-referred noise of <inline-formula> <tex-math>$43~\\mu \\text {V}_{\\text {rms}}$ </tex-math></inline-formula> is obtained leading to a filter dynamic range (DR) of 65.15 dB. Overall performance comparisons with other recent nanopower filters indicate that the figure of merit (FoM) of this proposed filter is comparable, while the linear input range is larger.","PeriodicalId":13425,"journal":{"name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","volume":"33 6","pages":"1530-1540"},"PeriodicalIF":2.8000,"publicationDate":"2025-02-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10900603/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
A follower-based ${g}_{m} - C$ low-pass filter that employs CMOS vertical source-couple-pair (VSCP) transconductors is proposed for practical use in EEG acquisition systems. The VSCP transconductor operates as a ${g}_{m}$ cell with current sharing and linearity enhancement features. It is applied in the first- and second-order ${g}_{m} - C$ sections cascaded to form a third-order low-pass filter targeting a 150-Hz bandwidth. To mitigate the effects of biasing current source mismatch, dynamic element matching (DEM) is optionally applied to the relevant biasing current source pairs, resulting in second harmonic distortion (HD2) and noise suppression. Implemented in a 0.18-$\mu $ m process, the proposed filter consumes 16.3-nW power from a 1.2-V supply. Thanks to the DEM and VSCPs, the filter achieves a 150-mVP linear input range [measured at 1% total harmonic distortion (THD)], whereas the input-referred noise of $43~\mu \text {V}_{\text {rms}}$ is obtained leading to a filter dynamic range (DR) of 65.15 dB. Overall performance comparisons with other recent nanopower filters indicate that the figure of merit (FoM) of this proposed filter is comparable, while the linear input range is larger.
期刊介绍:
The IEEE Transactions on VLSI Systems is published as a monthly journal under the co-sponsorship of the IEEE Circuits and Systems Society, the IEEE Computer Society, and the IEEE Solid-State Circuits Society.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels.
To address this critical area through a common forum, the IEEE Transactions on VLSI Systems have been founded. The editorial board, consisting of international experts, invites original papers which emphasize and merit the novel systems integration aspects of microelectronic systems including interactions among systems design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and systems level qualification. Thus, the coverage of these Transactions will focus on VLSI/ULSI microelectronic systems integration.