T. Thammi Reddy, Silpakesav Velagaleti, B. V. V. Satyanarayana, G. Prasanna Kumar
{"title":"Hardware efficient arithmetic reconfigurable fully homomorphic encryption (ARFHE) accelerator of low power IoT based RISC-V processor","authors":"T. Thammi Reddy, Silpakesav Velagaleti, B. V. V. Satyanarayana, G. Prasanna Kumar","doi":"10.1007/s10470-025-02414-z","DOIUrl":null,"url":null,"abstract":"<div><p>Homomorphic encryption has emerged as an essential cryptographic approach for protecting data privacy in cloud computing and IoT applications. This research describes a high-performance BGV-FHE accelerator combined with a RISC-V processor to improve efficiency, security, and flexibility over current implementations. The proposed approach uses a Reconfigurable Booth Polynomial Multiplier to improve polynomial operations and reduce computational complexity. The Artix-7 FPGA-based accelerator improves encryption and decryption times by 12.5% compared to previous designs, with times of 1.05 µs and 1.01 µs, respectively. The proposed design provides a throughput of 68.12 MB/s, exceeding traditional homomorphic encryption accelerators. Furthermore, it provides optimal FPGA resource utilization by requiring only 8915 LUTs, 4120 FFs, and 4 DSPs, making it ideal for low-power applications. Compared to previous studies, the proposed accelerator provides improved processing efficiency (229.4 MB/s per W) while maintaining a strong 128-bit security level, ensuring resistance to quantum attacks. The flexibility of the design allows for easy scalability across different FPGA architectures. These enhancements establish the proposed work as the best option for real-time, secure computations in cloud-based encryption and IoT security frameworks.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"124 1","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02414-z","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
Homomorphic encryption has emerged as an essential cryptographic approach for protecting data privacy in cloud computing and IoT applications. This research describes a high-performance BGV-FHE accelerator combined with a RISC-V processor to improve efficiency, security, and flexibility over current implementations. The proposed approach uses a Reconfigurable Booth Polynomial Multiplier to improve polynomial operations and reduce computational complexity. The Artix-7 FPGA-based accelerator improves encryption and decryption times by 12.5% compared to previous designs, with times of 1.05 µs and 1.01 µs, respectively. The proposed design provides a throughput of 68.12 MB/s, exceeding traditional homomorphic encryption accelerators. Furthermore, it provides optimal FPGA resource utilization by requiring only 8915 LUTs, 4120 FFs, and 4 DSPs, making it ideal for low-power applications. Compared to previous studies, the proposed accelerator provides improved processing efficiency (229.4 MB/s per W) while maintaining a strong 128-bit security level, ensuring resistance to quantum attacks. The flexibility of the design allows for easy scalability across different FPGA architectures. These enhancements establish the proposed work as the best option for real-time, secure computations in cloud-based encryption and IoT security frameworks.
期刊介绍:
Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today.
A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.