Non-Uniform Voltage Balancing Methods for Series-Connected SiC MOSFETs in High-Frequency Fast Switching

IF 1.7 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Yixin Shi, Dingmeng Guo, Xiaoning Zhang, Yaogong Wang, Xiaoqin Ma, Rui Fan
{"title":"Non-Uniform Voltage Balancing Methods for Series-Connected SiC MOSFETs in High-Frequency Fast Switching","authors":"Yixin Shi,&nbsp;Dingmeng Guo,&nbsp;Xiaoning Zhang,&nbsp;Yaogong Wang,&nbsp;Xiaoqin Ma,&nbsp;Rui Fan","doi":"10.1049/pel2.70046","DOIUrl":null,"url":null,"abstract":"<p>A half-bridge circuit formed by series-connected silicon carbide metal-oxide-semiconductor field-effect transistors (SiC MOSFETs) generates high-frequency, high-voltage pulses with a fast rising time, widely used in electro-optical modulators. Inconsistencies in the drive circuit timing, variations in device parameters, and parasitic parameters in drive circuit lead to non-uniform switching behaviour among the SiC MOSFETs, causing significant voltage stress disparities and potential overvoltage breakdown under severe conditions. The limitations of traditional passive balancing methods are addressed, where reduced switching speeds and increased losses are caused by identical balancing circuits. A novel non-uniform resistor-capacitor-diode (NRCD) voltage-balancing method is proposed for the load side. Considering the influence of parasitic parameters of the drive circuit, the optimal matching of circuit voltage balancing is realised by calculating the voltage balancing capacitance of each SiC MOSFET. Experimental results demonstrate that, compared to the traditional uniform method, the NRCD balancing method reduces the maximum deviation in drain-to-source voltages from 80.4 V to 2.0 V and the pulse rise time from 13.0 ns to 11.4 ns at an output of 3200 V, representing a 10.8% increase in speed. At 50 kHz, the largest switching loss for devices can be reduced from 5.857 W to 3.198 W, and the efficiency of switching losses can be improved by 45.4%.</p>","PeriodicalId":56302,"journal":{"name":"IET Power Electronics","volume":"18 1","pages":""},"PeriodicalIF":1.7000,"publicationDate":"2025-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://onlinelibrary.wiley.com/doi/epdf/10.1049/pel2.70046","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1049/pel2.70046","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

A half-bridge circuit formed by series-connected silicon carbide metal-oxide-semiconductor field-effect transistors (SiC MOSFETs) generates high-frequency, high-voltage pulses with a fast rising time, widely used in electro-optical modulators. Inconsistencies in the drive circuit timing, variations in device parameters, and parasitic parameters in drive circuit lead to non-uniform switching behaviour among the SiC MOSFETs, causing significant voltage stress disparities and potential overvoltage breakdown under severe conditions. The limitations of traditional passive balancing methods are addressed, where reduced switching speeds and increased losses are caused by identical balancing circuits. A novel non-uniform resistor-capacitor-diode (NRCD) voltage-balancing method is proposed for the load side. Considering the influence of parasitic parameters of the drive circuit, the optimal matching of circuit voltage balancing is realised by calculating the voltage balancing capacitance of each SiC MOSFET. Experimental results demonstrate that, compared to the traditional uniform method, the NRCD balancing method reduces the maximum deviation in drain-to-source voltages from 80.4 V to 2.0 V and the pulse rise time from 13.0 ns to 11.4 ns at an output of 3200 V, representing a 10.8% increase in speed. At 50 kHz, the largest switching loss for devices can be reduced from 5.857 W to 3.198 W, and the efficiency of switching losses can be improved by 45.4%.

Abstract Image

高频快速开关中串联SiC mosfet的非均匀电压平衡方法
由串联的碳化硅金属氧化物半导体场效应晶体管(SiC mosfet)形成的半桥电路产生具有快速上升时间的高频高压脉冲,广泛应用于电光调制器中。驱动电路时序的不一致、器件参数的变化以及驱动电路中的寄生参数导致SiC mosfet之间的开关行为不均匀,在恶劣条件下导致显著的电压应力差异和潜在的过压击穿。解决了传统无源平衡方法的局限性,即相同的平衡电路会导致开关速度降低和损耗增加。提出了一种新的负载侧非均匀电阻-电容-二极管(NRCD)电压平衡方法。考虑驱动电路寄生参数的影响,通过计算各SiC MOSFET的电压平衡电容,实现电路电压平衡的最佳匹配。实验结果表明,在3200v输出下,NRCD平衡方法将漏源电压的最大偏差从80.4 V减小到2.0 V,脉冲上升时间从13.0 ns减小到11.4 ns,速度提高了10.8%。在50 kHz时,器件的最大开关损耗从5.857 W降低到3.198 W,开关损耗效率提高45.4%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IET Power Electronics
IET Power Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
5.50
自引率
10.00%
发文量
195
审稿时长
5.1 months
期刊介绍: IET Power Electronics aims to attract original research papers, short communications, review articles and power electronics related educational studies. The scope covers applications and technologies in the field of power electronics with special focus on cost-effective, efficient, power dense, environmental friendly and robust solutions, which includes: Applications: Electric drives/generators, renewable energy, industrial and consumable applications (including lighting, welding, heating, sub-sea applications, drilling and others), medical and military apparatus, utility applications, transport and space application, energy harvesting, telecommunications, energy storage management systems, home appliances. Technologies: Circuits: all type of converter topologies for low and high power applications including but not limited to: inverter, rectifier, dc/dc converter, power supplies, UPS, ac/ac converter, resonant converter, high frequency converter, hybrid converter, multilevel converter, power factor correction circuits and other advanced topologies. Components and Materials: switching devices and their control, inductors, sensors, transformers, capacitors, resistors, thermal management, filters, fuses and protection elements and other novel low-cost efficient components/materials. Control: techniques for controlling, analysing, modelling and/or simulation of power electronics circuits and complete power electronics systems. Design/Manufacturing/Testing: new multi-domain modelling, assembling and packaging technologies, advanced testing techniques. Environmental Impact: Electromagnetic Interference (EMI) reduction techniques, Electromagnetic Compatibility (EMC), limiting acoustic noise and vibration, recycling techniques, use of non-rare material. Education: teaching methods, programme and course design, use of technology in power electronics teaching, virtual laboratory and e-learning and fields within the scope of interest. Special Issues. Current Call for papers: Harmonic Mitigation Techniques and Grid Robustness in Power Electronic-Based Power Systems - https://digital-library.theiet.org/files/IET_PEL_CFP_HMTGRPEPS.pdf
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信