A Resonant Switched-Capacitor Parallel Inductor Hybrid Buck Converter

IF 5.2 1区工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC

IEEE Transactions on Circuits and Systems I: Regular Papers Pub Date : 2025-01-28 DOI:10.1109/TCSI.2025.3532228

Guigang Cai;Rui P. Martins;Yan Lu

{"title":"A Resonant Switched-Capacitor Parallel Inductor Hybrid Buck Converter","authors":"Guigang Cai;Rui P. Martins;Yan Lu","doi":"10.1109/TCSI.2025.3532228","DOIUrl":null,"url":null,"abstract":"This article presents a resonant switched-capacitor (SC) parallel inductor (ReSC-PL) hybrid buck converter with reduced inductor current for high and wide voltage conversion ratio (VCR). The proposed ReSC-PL buck converter lowers down the switching node voltage with <inline-formula> <tex-math>${V} _{\\text {IN}}$ </tex-math></inline-formula>-related flying capacitors and reduces the inductor current <inline-formula> <tex-math>${I} _{\\text {L}}$ </tex-math></inline-formula> with <inline-formula> <tex-math>${V} _{\\text {OUT}}$ </tex-math></inline-formula>-related flying capacitors. Therefore, it can always effectively reduce <inline-formula> <tex-math>${I} _{\\text {L}}$ </tex-math></inline-formula> to a value below <inline-formula> <tex-math>$0.5\\sim 0.67$ </tex-math></inline-formula> of the output current <inline-formula> <tex-math>${I} _{\\text {O}}$ </tex-math></inline-formula> for high VCRs ranging from 10 to 20. In addition, by utilizing the parasitic inductor, this design effectively reduces the glitches on the output and forms a resonant SC operation to further improve the conversion efficiency. This work, fabricated in 180-nm Bipolar-CMOS-DMOS (BCD), occupies an area of 8.88 mm2. Measurement results show that the proposed ReSC-PL buck obtains a peak efficiency of 91.8% and a peak current density of 350 A/cm3 with a power inductor as small as <inline-formula> <tex-math>$2.5\\times 2\\times 1.2$ </tex-math></inline-formula> mm3, with 12-V input and 0.6-V to 1.2-V output, and 5-A maximum output current.","PeriodicalId":13039,"journal":{"name":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"72 5","pages":"2432-2443"},"PeriodicalIF":5.2000,"publicationDate":"2025-01-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems I: Regular Papers","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10856718/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

This article presents a resonant switched-capacitor (SC) parallel inductor (ReSC-PL) hybrid buck converter with reduced inductor current for high and wide voltage conversion ratio (VCR). The proposed ReSC-PL buck converter lowers down the switching node voltage with

${V} _{\text {IN}}$

-related flying capacitors and reduces the inductor current

${I} _{\text {L}}$

with

${V} _{\text {OUT}}$

-related flying capacitors. Therefore, it can always effectively reduce

${I} _{\text {L}}$

to a value below

$0.5\sim 0.67$

of the output current

${I} _{\text {O}}$

for high VCRs ranging from 10 to 20. In addition, by utilizing the parasitic inductor, this design effectively reduces the glitches on the output and forms a resonant SC operation to further improve the conversion efficiency. This work, fabricated in 180-nm Bipolar-CMOS-DMOS (BCD), occupies an area of 8.88 mm2. Measurement results show that the proposed ReSC-PL buck obtains a peak efficiency of 91.8% and a peak current density of 350 A/cm3 with a power inductor as small as

$2.5\times 2\times 1.2$

mm3, with 12-V input and 0.6-V to 1.2-V output, and 5-A maximum output current.

查看原文本刊更多论文

谐振开关电容并联电感混合降压变换器

本文提出了一种电感电流减小的谐振开关电容并联电感混合降压变换器，用于高、宽电压转换比。所提出的ReSC-PL降压变换器通过与${V} _{\文本{IN}}$相关的飞行电容器降低开关节点电压，并通过与${V} _{\文本{OUT}}$相关的飞行电容器减小电感电流${I} _{\文本{L}}$。因此，对于10到20的高电压录像机，它总能有效地将${I} _{\text {L}}$的输出电流${I} _{\text {O}}$的值降低到$0.5\sim 0.67$。此外，本设计通过利用寄生电感，有效地减少了输出端的小故障，形成谐振SC运算，进一步提高了转换效率。该器件采用180nm双极cmos - dmos （BCD）结构，面积为8.88 mm2。测量结果表明，该ReSC-PL降压电路的峰值效率为91.8%，峰值电流密度为350 a /cm3，功率电感小至2.5 × 2 × 1.2$ mm3，输入电压为12v，输出电压为0.6 v至1.2 v，最大输出电流为5a。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

IEEE Transactions on Circuits and Systems I: Regular Papers 工程技术-工程：电子与电气

CiteScore

9.80

自引率

11.80%

发文量

441

审稿时长

2 months

期刊介绍： TCAS I publishes regular papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: - Circuits: Analog, Digital and Mixed Signal Circuits and Systems - Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic - Circuits and Systems, Power Electronics and Systems - Software for Analog-and-Logic Circuits and Systems - Control aspects of Circuits and Systems.