SEC-DED-Hsiao code protection for SRAM memories used in space applications

IF 1.2 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Ghenam Dahmane, Benabdellah Yagoubi
{"title":"SEC-DED-Hsiao code protection for SRAM memories used in space applications","authors":"Ghenam Dahmane,&nbsp;Benabdellah Yagoubi","doi":"10.1007/s10470-025-02391-3","DOIUrl":null,"url":null,"abstract":"<div><p>The low cost of commercial-off-the-shelf static random access memory (SRAM) devices allows wide use in space applications. The proper functioning of microsatellites in orbit is ensured by data and instruction set (program) stored in these devices. The SRAM memory that operates in the space environment risks data corruption due to single-event upset (SEU) and single-event multiple-bit upset. Therefore error detection and correction (EDAC) based on shortened Hamming (12,8) code and quasi-cyclic (16,8) code are ordinarily used for protecting the SRAM against errors due to SEU. The proposed EDAC is based on the Single Error Correcting and Double Error Detecting Hsiao (72,64) code which is compared with the two previous EDACs in terms of the number of Field Programmable Gate Array that implements these codes, delay time for encoding/decoding operations, memory overhead, and error detection and correction capability.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"123 3","pages":""},"PeriodicalIF":1.2000,"publicationDate":"2025-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02391-3","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

The low cost of commercial-off-the-shelf static random access memory (SRAM) devices allows wide use in space applications. The proper functioning of microsatellites in orbit is ensured by data and instruction set (program) stored in these devices. The SRAM memory that operates in the space environment risks data corruption due to single-event upset (SEU) and single-event multiple-bit upset. Therefore error detection and correction (EDAC) based on shortened Hamming (12,8) code and quasi-cyclic (16,8) code are ordinarily used for protecting the SRAM against errors due to SEU. The proposed EDAC is based on the Single Error Correcting and Double Error Detecting Hsiao (72,64) code which is compared with the two previous EDACs in terms of the number of Field Programmable Gate Array that implements these codes, delay time for encoding/decoding operations, memory overhead, and error detection and correction capability.

用于空间应用的SRAM存储器的sec - d - xiao代码保护
商业现成的静态随机存取存储器(SRAM)设备的低成本允许在空间应用中广泛使用。微卫星在轨运行的数据和指令集(程序)是微卫星在轨运行的保证。在空间环境中运行的SRAM存储器由于单事件扰流(SEU)和单事件多位扰流而存在数据损坏的风险。因此,基于缩短的汉明(12,8)码和准循环(16,8)码的错误检测和纠正(EDAC)通常用于保护SRAM免受SEU引起的错误。提出的EDAC基于单纠错和双纠错萧码(72,64),在实现这些码的现场可编程门阵列的数量,编码/解码操作的延迟时间,内存开销以及错误检测和纠错能力方面与之前的两种EDAC进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信