Analysis and design of an innovative 19.5 GHz active phase shifter architecture, implemented in a 0.13 μm BiCMOS SiGe:C process, for beamforming in 5G applications

IF 1.2 4区工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Analog Integrated Circuits and Signal Processing Pub Date : 2025-04-07 DOI:10.1007/s10470-025-02363-7

Nuraddeen Ado Muhammad, David Cordeau, Jean-Marie Paillot

{"title":"Analysis and design of an innovative 19.5 GHz active phase shifter architecture, implemented in a 0.13 μm BiCMOS SiGe:C process, for beamforming in 5G applications","authors":"Nuraddeen Ado Muhammad, David Cordeau, Jean-Marie Paillot","doi":"10.1007/s10470-025-02363-7","DOIUrl":null,"url":null,"abstract":"<div><p>This paper presents the design and implementation of a 19.5 GHz active phase shifter for beamforming. The proposed circuit is based on an original architecture using an Injection-Locked Voltage-Controlled Oscillator (ILVCO) associated with a polyphase filter and followed by a phase selection circuit. This phase shifter is synthesized using the phase selection circuit (PS) for coarse adjustment in the steps of 90° and the injection-locked VCO for a fine-tuning adjustment between ± 45°. According to the post-layout simulation results, the frequency tuning range of the VCO varies from 17.89 to 20.16 GHz in free-running mode. This behaviour allows to obtain a phase shift range of 360° with an injected signal having a power of -8.5 dBm and a frequency of 19.5 GHz. In these conditions, from a 1.3 V supply voltage, the full circuit draws a current of 20.47 mA and the mean output power is equal to − 15.58 dBm on 50 Ω load. The proposed circuit is implemented in a BiCMOS SiGe:C 0.13 μm process and the whole layout has an area of 1.51 mm<sup>2</sup> including all the pads.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"123 3","pages":""},"PeriodicalIF":1.2000,"publicationDate":"2025-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02363-7","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

Abstract

This paper presents the design and implementation of a 19.5 GHz active phase shifter for beamforming. The proposed circuit is based on an original architecture using an Injection-Locked Voltage-Controlled Oscillator (ILVCO) associated with a polyphase filter and followed by a phase selection circuit. This phase shifter is synthesized using the phase selection circuit (PS) for coarse adjustment in the steps of 90° and the injection-locked VCO for a fine-tuning adjustment between ± 45°. According to the post-layout simulation results, the frequency tuning range of the VCO varies from 17.89 to 20.16 GHz in free-running mode. This behaviour allows to obtain a phase shift range of 360° with an injected signal having a power of -8.5 dBm and a frequency of 19.5 GHz. In these conditions, from a 1.3 V supply voltage, the full circuit draws a current of 20.47 mA and the mean output power is equal to − 15.58 dBm on 50 Ω load. The proposed circuit is implemented in a BiCMOS SiGe:C 0.13 μm process and the whole layout has an area of 1.51 mm² including all the pads.

Abstract Image

查看原文本刊更多论文

分析和设计创新型 19.5 GHz 有源移相器架构，采用 0.13 μm BiCMOS SiGe:C 工艺实现，用于 5G 应用中的波束成形

本文介绍了一种用于波束形成的19.5 GHz有源移相器的设计与实现。所提出的电路基于原始架构，使用注入锁定压控振荡器（ILVCO）与多相滤波器相关联，然后是相位选择电路。该移相器采用相位选择电路（PS）合成，用于90°的粗调整步长和注入锁定VCO合成，用于±45°的微调调整。根据布放后仿真结果，自由运行模式下VCO的频率调谐范围为17.89 ~ 20.16 GHz。这种特性允许在注入信号功率为-8.5 dBm，频率为19.5 GHz的情况下获得360°的相移范围。在这些条件下，在1.3 V的电源电压下，整个电路的电流为20.47 mA，在50 Ω负载下的平均输出功率为−15.58 dBm。该电路采用BiCMOS SiGe:C 0.13 μm工艺实现，包括所有焊盘在内的整体布局面积为1.51 mm2。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Analog Integrated Circuits and Signal Processing 工程技术-工程：电子与电气

CiteScore

0.30

自引率

7.10%

发文量

141

审稿时长

7.3 months

期刊介绍： Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.