A reduced effort design, low power, extremely compact, CMOS ADC based on voltage-to-time converter

IF 3 3区 计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Guido Di Patrizio Stanchieri , Orazio Aiello , Andrea De Marcellis
{"title":"A reduced effort design, low power, extremely compact, CMOS ADC based on voltage-to-time converter","authors":"Guido Di Patrizio Stanchieri ,&nbsp;Orazio Aiello ,&nbsp;Andrea De Marcellis","doi":"10.1016/j.aeue.2025.155790","DOIUrl":null,"url":null,"abstract":"<div><div>A low-effort, tiny, low-power, inverter-based Analog-to-Digital Converter (ADC) is proposed in this paper. Based on a Voltage-to-Time Converter (VTC), the architecture requires a minimum design adjustment of the core block to let it work across supply voltages down to 0.3 V. The operation is based on charging and discharging of a timing capacitor, which enables a square wave from a digital counter to be converted from voltage to pulse width as a function of the input voltage signal. In turn, the duty cycle makes counting an additional digital counter driven by a feasible ring oscillator. Post-layout simulations of the designed solution, which relies on TSMC 180 nm standard CMOS technology, show a Si area of 7200 µm<sup>2</sup>, a 6.8 ENOB, a power consumption of 409 nW, and a sample rate of 5 kS/s. These ADC’s extremely low voltage and low power features make it appropriate for energy-harvested Systems-on-Chips (SoCs) in biomedical and Internet of Things (IoT) applications.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"196 ","pages":"Article 155790"},"PeriodicalIF":3.0000,"publicationDate":"2025-03-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Aeu-International Journal of Electronics and Communications","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1434841125001311","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

A low-effort, tiny, low-power, inverter-based Analog-to-Digital Converter (ADC) is proposed in this paper. Based on a Voltage-to-Time Converter (VTC), the architecture requires a minimum design adjustment of the core block to let it work across supply voltages down to 0.3 V. The operation is based on charging and discharging of a timing capacitor, which enables a square wave from a digital counter to be converted from voltage to pulse width as a function of the input voltage signal. In turn, the duty cycle makes counting an additional digital counter driven by a feasible ring oscillator. Post-layout simulations of the designed solution, which relies on TSMC 180 nm standard CMOS technology, show a Si area of 7200 µm2, a 6.8 ENOB, a power consumption of 409 nW, and a sample rate of 5 kS/s. These ADC’s extremely low voltage and low power features make it appropriate for energy-harvested Systems-on-Chips (SoCs) in biomedical and Internet of Things (IoT) applications.
一种基于电压-时间转换器的低功耗、极紧凑的CMOS ADC设计
本文提出了一种低功耗、微型、低功耗、基于逆变器的模数转换器(ADC)。该架构以电压-时间转换器(VTC)为基础,只需对核心模块进行最小限度的设计调整,就能在电源电压低至 0.3 V 的情况下工作。其工作原理是通过定时电容器的充放电,将数字计数器的方波从电压转换为与输入电压信号相关的脉冲宽度。反过来,占空比使计数器在一个可行的环形振荡器的驱动下对额外的数字计数器进行计数。所设计的解决方案采用台积电 180 纳米标准 CMOS 技术,其布局后仿真显示 Si 面积为 7200 µm2,ENOB 为 6.8,功耗为 409 nW,采样率为 5 kS/s。这些 ADC 的超低电压和低功耗特性使其适用于生物医学和物联网 (IoT) 应用中的能量收集片上系统 (SoC)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
6.90
自引率
18.80%
发文量
292
审稿时长
4.9 months
期刊介绍: AEÜ is an international scientific journal which publishes both original works and invited tutorials. The journal''s scope covers all aspects of theory and design of circuits, systems and devices for electronics, signal processing, and communication, including: signal and system theory, digital signal processing network theory and circuit design information theory, communication theory and techniques, modulation, source and channel coding switching theory and techniques, communication protocols optical communications microwave theory and techniques, radar, sonar antennas, wave propagation AEÜ publishes full papers and letters with very short turn around time but a high standard review process. Review cycles are typically finished within twelve weeks by application of modern electronic communication facilities.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信