A 59-dB SFDR CFOA with adaptive transimpedance and driver-transistor-negative feedback for line driver in B-PLC applications

IF 1.9 3区工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC

Microelectronics Journal Pub Date : 2025-03-28 DOI:10.1016/j.mejo.2025.106657

Mingdong Li , Zhao Dong , Shalin Huang , Fang Tang

{"title":"A 59-dB SFDR CFOA with adaptive transimpedance and driver-transistor-negative feedback for line driver in B-PLC applications","authors":"Mingdong Li , Zhao Dong , Shalin Huang , Fang Tang","doi":"10.1016/j.mejo.2025.106657","DOIUrl":null,"url":null,"abstract":"<div><div>This paper presents a highly linear current-feedback operational amplifier (CFOA), featuring wide bandwidth and large amplitude for line driver in broadband power line communication (B-PLC) systems. The proposed CFOA employs an adaptive transimpedance (ATI) architecture to enhance linearity across the entire amplitude range, and a driver-transistor-negative feedback (DTNF) technique to minimize crossover distortion introduced by the output stage. The prototype of the line driver chip is fabricated in a silicon-on-insulator complementary bipolar junction transistor (SOI-CBJT) process. The measured circuit bandwidth is 120 MHz, with a DC power consumption of 276 mW under a typical supply voltage of 12 V. Measurement results show that the spurious-free dynamic range (SFDR) is 59 dB for a 16-<span><math><msub><mrow><mi>V</mi></mrow><mrow><mi>p</mi><mi>p</mi></mrow></msub></math></span> output at 1-MHz input, and 48 dB for an 8-V<span><math><msub><mrow></mrow><mrow><mi>p</mi><mi>p</mi></mrow></msub></math></span> output at 12-MHz input, driving a 100-<span><math><mi>Ω</mi></math></span> load. Over the typical amplitude and frequency range of B-PLC applications, the attenuation rates are 2.43 dB/<span><math><msub><mrow><mi>V</mi></mrow><mrow><mi>p</mi><mi>p</mi></mrow></msub></math></span> and 2.45 dB/MHz, respectively.</div></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":"159 ","pages":"Article 106657"},"PeriodicalIF":1.9000,"publicationDate":"2025-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239125001067","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

This paper presents a highly linear current-feedback operational amplifier (CFOA), featuring wide bandwidth and large amplitude for line driver in broadband power line communication (B-PLC) systems. The proposed CFOA employs an adaptive transimpedance (ATI) architecture to enhance linearity across the entire amplitude range, and a driver-transistor-negative feedback (DTNF) technique to minimize crossover distortion introduced by the output stage. The prototype of the line driver chip is fabricated in a silicon-on-insulator complementary bipolar junction transistor (SOI-CBJT) process. The measured circuit bandwidth is 120 MHz, with a DC power consumption of 276 mW under a typical supply voltage of 12 V. Measurement results show that the spurious-free dynamic range (SFDR) is 59 dB for a 16-

V_{p p}

output at 1-MHz input, and 48 dB for an 8-V

_{p p}

output at 12-MHz input, driving a 100-

Ω

load. Over the typical amplitude and frequency range of B-PLC applications, the attenuation rates are 2.43 dB/

V_{p p}

and 2.45 dB/MHz, respectively.

查看原文本刊更多论文

求助全文

约1分钟内获得全文求助全文

来源期刊

Microelectronics Journal 工程技术-工程：电子与电气

CiteScore

4.00

自引率

27.30%

发文量

222

审稿时长

43 days

期刊介绍： Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems. The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc. Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.