Statistical Post-FEC BER Estimation of High-Speed Serial Links Subject to DFE Error Propagation

IF 5.2 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Zhuo Chen;Kezhu Song;Chengyang Zhu;Dongwei Zou;Yuecheng Xu
{"title":"Statistical Post-FEC BER Estimation of High-Speed Serial Links Subject to DFE Error Propagation","authors":"Zhuo Chen;Kezhu Song;Chengyang Zhu;Dongwei Zou;Yuecheng Xu","doi":"10.1109/TCSI.2024.3491191","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel and efficient model for the estimation of post-FEC BER for high-speed serial links using FEC codes such as RS (544, 514) in the presence of DFE error propagation. The model employs the Markov model for DFE error propagation and incorporates concepts from the Gilbert-Elliott model. Using various optimization techniques, including Markov state aggregation, burst tables, and adaptive neglect of rare cases, it achieves a computation time that is only 1.658% of that required by previous work for the post-FEC BER computation with RS (544, 514) FEC code and a 2-tap DFE. Furthermore, analyses demonstrate that its computation time increases less rapidly with respect to the number of DFE taps compared to previous works, indicating its better applicability for systems with more DFE taps or larger state spaces. Data measured from an FPGA-based behavior simulator proved that the model can accurately estimate post-FEC BER.","PeriodicalId":13039,"journal":{"name":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"72 4","pages":"1888-1901"},"PeriodicalIF":5.2000,"publicationDate":"2024-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems I: Regular Papers","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10765078/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This paper proposes a novel and efficient model for the estimation of post-FEC BER for high-speed serial links using FEC codes such as RS (544, 514) in the presence of DFE error propagation. The model employs the Markov model for DFE error propagation and incorporates concepts from the Gilbert-Elliott model. Using various optimization techniques, including Markov state aggregation, burst tables, and adaptive neglect of rare cases, it achieves a computation time that is only 1.658% of that required by previous work for the post-FEC BER computation with RS (544, 514) FEC code and a 2-tap DFE. Furthermore, analyses demonstrate that its computation time increases less rapidly with respect to the number of DFE taps compared to previous works, indicating its better applicability for systems with more DFE taps or larger state spaces. Data measured from an FPGA-based behavior simulator proved that the model can accurately estimate post-FEC BER.
受DFE误差传播影响的高速串行链路的统计后fec误码率估计
本文提出了一种新的、有效的模型,用于在存在DFE误差传播的情况下,利用FEC码(如RS(544, 514))估计高速串行链路的后FEC误码率。该模型采用马尔可夫模型进行DFE误差传播,并结合了吉尔伯特-艾略特模型的概念。利用各种优化技术,包括马尔可夫状态聚合、突发表和自适应忽略罕见情况,计算时间仅为以前使用RS (544, 514) FEC码和2抽头DFE计算FEC后BER所需时间的1.658%。此外,分析表明,与以往的研究相比,该方法的计算时间随DFE抽头数的增加速度有所降低,表明该方法对DFE抽头数较多或状态空间较大的系统具有更好的适用性。基于fpga的行为模拟器的实测数据证明,该模型可以准确地估计fec后的误码率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Circuits and Systems I: Regular Papers
IEEE Transactions on Circuits and Systems I: Regular Papers 工程技术-工程:电子与电气
CiteScore
9.80
自引率
11.80%
发文量
441
审稿时长
2 months
期刊介绍: TCAS I publishes regular papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: - Circuits: Analog, Digital and Mixed Signal Circuits and Systems - Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic - Circuits and Systems, Power Electronics and Systems - Software for Analog-and-Logic Circuits and Systems - Control aspects of Circuits and Systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信