Fluid-control codesign for paper-based digital biochips using volumetric memory networks: A predictive modelling approach

IF 2.2 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
G. Brindha , Preeti Narooka , M.K. Prathiba , Suhasini S. Goilkar
{"title":"Fluid-control codesign for paper-based digital biochips using volumetric memory networks: A predictive modelling approach","authors":"G. Brindha ,&nbsp;Preeti Narooka ,&nbsp;M.K. Prathiba ,&nbsp;Suhasini S. Goilkar","doi":"10.1016/j.vlsi.2025.102408","DOIUrl":null,"url":null,"abstract":"<div><div>The growing popularity of paper-based digital microfluidic biochips (P-DMFBs) is attributed to their low cost and ease of fabricating electrodes and control circuits on a sheet of paper using inkjet printer and conductive ink. The complex design guidelines are employed for complete design viability, such as preventing induced control interference, reducing control line spacing, and guaranteeing congestion-free wiring in single layer. It takes careful consideration of cost-raising aspects, like wire length, schedule length, control pin count to achieve an effective fluid-control codesign. Therefore, Fluid-Control Codesign for Paper-dependent Digital Biochips using Volumetric Memory Networks: A Predictive Modelling Approach (FCC-DB-VMN) is proposed in this paper. This work offers a technique for pin-constrained P-DMFBs based on Volumetric Memory Networks that predict errors in control design and guides FCC to solve issues that drive costs while achieving congestion with conflict-free wiring. A low-cost platform is produced by this Volumetric Memory Networks (VMN) by eliminating design cycles. The proposed technique is evaluated using a balanced dataset. The proposed FCC-DB-VMN attains 20.67 %, 32.30 % and 18.52 % higher coefficient of accuracy, 15.03 %, 25.12 % and 25.64 % lower RMSE when compared with existing models: Reinforcement Learning Double DQN for Chip-Level Synthesis of Paper-dependent Digital Microfluidic Biochips (RL-DDQN-DMB), An integrated co-design of flow-dependent biochips considering flow-control design issues and objectives (ICD-FB-FCD), and Physical design for microfluidic biochips considering actual volume management along channel storage (PD-MFD-VMCS) respectively.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"103 ","pages":"Article 102408"},"PeriodicalIF":2.2000,"publicationDate":"2025-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025000653","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

The growing popularity of paper-based digital microfluidic biochips (P-DMFBs) is attributed to their low cost and ease of fabricating electrodes and control circuits on a sheet of paper using inkjet printer and conductive ink. The complex design guidelines are employed for complete design viability, such as preventing induced control interference, reducing control line spacing, and guaranteeing congestion-free wiring in single layer. It takes careful consideration of cost-raising aspects, like wire length, schedule length, control pin count to achieve an effective fluid-control codesign. Therefore, Fluid-Control Codesign for Paper-dependent Digital Biochips using Volumetric Memory Networks: A Predictive Modelling Approach (FCC-DB-VMN) is proposed in this paper. This work offers a technique for pin-constrained P-DMFBs based on Volumetric Memory Networks that predict errors in control design and guides FCC to solve issues that drive costs while achieving congestion with conflict-free wiring. A low-cost platform is produced by this Volumetric Memory Networks (VMN) by eliminating design cycles. The proposed technique is evaluated using a balanced dataset. The proposed FCC-DB-VMN attains 20.67 %, 32.30 % and 18.52 % higher coefficient of accuracy, 15.03 %, 25.12 % and 25.64 % lower RMSE when compared with existing models: Reinforcement Learning Double DQN for Chip-Level Synthesis of Paper-dependent Digital Microfluidic Biochips (RL-DDQN-DMB), An integrated co-design of flow-dependent biochips considering flow-control design issues and objectives (ICD-FB-FCD), and Physical design for microfluidic biochips considering actual volume management along channel storage (PD-MFD-VMCS) respectively.
使用体积记忆网络的纸质数字生物芯片流体控制协同设计:一种预测建模方法
基于纸张的数字微流体生物芯片(p - dmfb)的日益普及归功于其低成本和易于使用喷墨打印机和导电墨水在一张纸上制造电极和控制电路。为了实现完整的设计可行性,采用了复杂的设计准则,如防止诱导控制干扰,减少控制线间距,保证单层布线无拥塞。为了实现有效的流体控制协同设计,需要仔细考虑提高成本的方面,如导线长度、调度长度、控制引脚数。因此,本文提出了基于体积记忆网络的纸质数字生物芯片流体控制协同设计:一种预测建模方法(FCC-DB-VMN)。这项工作提供了一种基于体积存储网络的引脚受限p - dmfb技术,该技术可以预测控制设计中的错误,并指导FCC解决驱动成本的问题,同时实现无冲突布线的拥塞。通过消除设计周期,这种体积记忆网络(VMN)产生了一个低成本的平台。使用平衡数据集对所提出的技术进行了评估。与现有模型相比,本文提出的FCC-DB-VMN的准确率系数分别提高了20.67%、32.30%和18.52%,RMSE分别降低了15.03%、25.12%和25.64%;基于纸张的数字微流控生物芯片芯片级合成的强化学习双DQN (RL-DDQN-DMB)、考虑流量控制设计问题和目标的流动相关生物芯片的集成协同设计(ICD-FB-FCD),以及考虑沿通道存储实际体积管理的微流控生物芯片的物理设计(PD-MFD-VMCS)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信