Hardware Optimization and Implementation of a 16-Channel Neural Tree Classifier for On-Chip Closed-Loop Neuromodulation

Anal Prakash Sharma;K. Akhilesh Rao;Laxmeesha Somappa
{"title":"Hardware Optimization and Implementation of a 16-Channel Neural Tree Classifier for On-Chip Closed-Loop Neuromodulation","authors":"Anal Prakash Sharma;K. Akhilesh Rao;Laxmeesha Somappa","doi":"10.1109/TBCAS.2024.3505423","DOIUrl":null,"url":null,"abstract":"This work presents the development of on-chip machine learning (ML) classifiers for implantable neuromodulation system-on-chips (SoCs), aimed at detecting epileptic seizures for closed-loop neuromodulation applications. Tree-based classifiers have gained prominence due to low on-chip memory requirements for binary classification. This work focuses on optimizing hardware performance and associated trade-offs from two fronts, namely, (a) implementation of the Neural Tree (NT) classifier using model compression techniques and (b) design of feature extraction engine (FEE) using FIR filters and time-division multiplexed hardware optimizations. We provide insights into how model compression techniques of Neural Networks like weight pruning and weight sharing can be exploited to reduce the memory requirement of Neural Tree inference hardware. Both these techniques effectively reduce non-zero weights and therefore help to reduce memory requirements. We also detail the choice of feature extraction engine (FEE) hardware to extract temporal and spectral features and the relevant area-power-attenuation trade-offs for spectral feature extraction. The end-to-end hardware comprising the FEE, the Neural Tree classifier and serial peripherals are tested on a Zynq-7000 series SoC using pre-recorded patient data. The SoC-based evaluation platform allows rapid testing of various model optimizations on hardware using AXI protocol. The entire system, trained on data from the CHB-MIT scalp EEG database, achieved a sensitivity of 95.7% and a specificity of 94.3%, with an on-chip memory of 0.59 kB. Implementing the design in a 65nm CMOS process resulted in a worst-case power of 174 <inline-formula><tex-math>$\\mu$</tex-math></inline-formula>W and an area of 0.16 mm<inline-formula><tex-math>${}^{2}$</tex-math></inline-formula>. These findings along with the optimizations mark significant progress toward energy-efficient, scalable neuromodulation systems capable of real-time neurological disorder prediction.","PeriodicalId":94031,"journal":{"name":"IEEE transactions on biomedical circuits and systems","volume":"19 2","pages":"244-256"},"PeriodicalIF":0.0000,"publicationDate":"2024-11-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE transactions on biomedical circuits and systems","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10766958/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This work presents the development of on-chip machine learning (ML) classifiers for implantable neuromodulation system-on-chips (SoCs), aimed at detecting epileptic seizures for closed-loop neuromodulation applications. Tree-based classifiers have gained prominence due to low on-chip memory requirements for binary classification. This work focuses on optimizing hardware performance and associated trade-offs from two fronts, namely, (a) implementation of the Neural Tree (NT) classifier using model compression techniques and (b) design of feature extraction engine (FEE) using FIR filters and time-division multiplexed hardware optimizations. We provide insights into how model compression techniques of Neural Networks like weight pruning and weight sharing can be exploited to reduce the memory requirement of Neural Tree inference hardware. Both these techniques effectively reduce non-zero weights and therefore help to reduce memory requirements. We also detail the choice of feature extraction engine (FEE) hardware to extract temporal and spectral features and the relevant area-power-attenuation trade-offs for spectral feature extraction. The end-to-end hardware comprising the FEE, the Neural Tree classifier and serial peripherals are tested on a Zynq-7000 series SoC using pre-recorded patient data. The SoC-based evaluation platform allows rapid testing of various model optimizations on hardware using AXI protocol. The entire system, trained on data from the CHB-MIT scalp EEG database, achieved a sensitivity of 95.7% and a specificity of 94.3%, with an on-chip memory of 0.59 kB. Implementing the design in a 65nm CMOS process resulted in a worst-case power of 174 $\mu$W and an area of 0.16 mm${}^{2}$. These findings along with the optimizations mark significant progress toward energy-efficient, scalable neuromodulation systems capable of real-time neurological disorder prediction.
用于片上闭环神经调节的 16 通道神经树分类器的硬件优化与实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信