Temperature-Insensitive On-Chip Resistors for Linear Voltage-To-Current Conversion in Low-Power Voltage and Current References

IF 1.6 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Hamed Aminzadeh, Mohammadreza Rasekhi, Mohammad Danaie
{"title":"Temperature-Insensitive On-Chip Resistors for Linear Voltage-To-Current Conversion in Low-Power Voltage and Current References","authors":"Hamed Aminzadeh,&nbsp;Mohammadreza Rasekhi,&nbsp;Mohammad Danaie","doi":"10.1002/jnm.70019","DOIUrl":null,"url":null,"abstract":"<div>\n \n <p>On-chip resistors are susceptible to temperature variations, affecting the performance of linear voltage-to-current (VI) conversion and vice versa. This paper introduces an approach to implement resistive networks that are highly immune to temperature variations across a wide range by combining complementary-to-absolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) resistors existing in standard CMOS technology. The proposed resistive networks, aiming for linear VI conversion in voltage and current references (VCRs), yield ultra-low temperature coefficient (<i>TC</i>). Optimization is carried out using a multi-objective heuristic algorithm to find the optimal placement, <i>TC</i> and sizes of the elements within the final configuration. Post-layout simulation results in a standard 0.18-μm CMOS process demonstrate the possibility of implementing sub-3 ppm/°C resistors across −40 ~ 120°C temperature range, improving the prior art by more than 5×. A modern VCR configuration is implemented based on the proposed methodology, and simulation results verify the effectiveness of the modified approach in improving the accuracy of VI conversion.</p>\n </div>","PeriodicalId":50300,"journal":{"name":"International Journal of Numerical Modelling-Electronic Networks Devices and Fields","volume":"38 2","pages":""},"PeriodicalIF":1.6000,"publicationDate":"2025-03-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Numerical Modelling-Electronic Networks Devices and Fields","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1002/jnm.70019","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

On-chip resistors are susceptible to temperature variations, affecting the performance of linear voltage-to-current (VI) conversion and vice versa. This paper introduces an approach to implement resistive networks that are highly immune to temperature variations across a wide range by combining complementary-to-absolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) resistors existing in standard CMOS technology. The proposed resistive networks, aiming for linear VI conversion in voltage and current references (VCRs), yield ultra-low temperature coefficient (TC). Optimization is carried out using a multi-objective heuristic algorithm to find the optimal placement, TC and sizes of the elements within the final configuration. Post-layout simulation results in a standard 0.18-μm CMOS process demonstrate the possibility of implementing sub-3 ppm/°C resistors across −40 ~ 120°C temperature range, improving the prior art by more than 5×. A modern VCR configuration is implemented based on the proposed methodology, and simulation results verify the effectiveness of the modified approach in improving the accuracy of VI conversion.

在低功率电压和电流参考中用于线性电压-电流转换的温度不敏感片上电阻
片上电阻易受温度变化的影响,影响线性电压-电流(VI)转换的性能,反之亦然。本文介绍了一种通过结合标准CMOS技术中存在的互补绝对温度(CTAT)和比例绝对温度(PTAT)电阻来实现在大范围内对温度变化高度免疫的电阻网络的方法。所提出的电阻网络,针对电压和电流基准(vcr)的线性VI转换,产生超低温系数(TC)。使用多目标启发式算法进行优化,以找到最终配置中元素的最佳位置,TC和大小。在标准0.18 μm CMOS工艺上的布局后仿真结果表明,在- 40 ~ 120°C温度范围内实现低于3 ppm/°C电阻的可能性,将现有技术提高了5倍以上。基于该方法实现了一种现代VCR结构,仿真结果验证了改进方法在提高VI转换精度方面的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
4.60
自引率
6.20%
发文量
101
审稿时长
>12 weeks
期刊介绍: Prediction through modelling forms the basis of engineering design. The computational power at the fingertips of the professional engineer is increasing enormously and techniques for computer simulation are changing rapidly. Engineers need models which relate to their design area and which are adaptable to new design concepts. They also need efficient and friendly ways of presenting, viewing and transmitting the data associated with their models. The International Journal of Numerical Modelling: Electronic Networks, Devices and Fields provides a communication vehicle for numerical modelling methods and data preparation methods associated with electrical and electronic circuits and fields. It concentrates on numerical modelling rather than abstract numerical mathematics. Contributions on numerical modelling will cover the entire subject of electrical and electronic engineering. They will range from electrical distribution networks to integrated circuits on VLSI design, and from static electric and magnetic fields through microwaves to optical design. They will also include the use of electrical networks as a modelling medium.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信