Temperature-Insensitive On-Chip Resistors for Linear Voltage-To-Current Conversion in Low-Power Voltage and Current References

IF 1.6 4区工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC

International Journal of Numerical Modelling-Electronic Networks Devices and Fields Pub Date : 2025-03-06 DOI:10.1002/jnm.70019

Hamed Aminzadeh, Mohammadreza Rasekhi, Mohammad Danaie

{"title":"Temperature-Insensitive On-Chip Resistors for Linear Voltage-To-Current Conversion in Low-Power Voltage and Current References","authors":"Hamed Aminzadeh, Mohammadreza Rasekhi, Mohammad Danaie","doi":"10.1002/jnm.70019","DOIUrl":null,"url":null,"abstract":"<div>\n \n <p>On-chip resistors are susceptible to temperature variations, affecting the performance of linear voltage-to-current (VI) conversion and vice versa. This paper introduces an approach to implement resistive networks that are highly immune to temperature variations across a wide range by combining complementary-to-absolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) resistors existing in standard CMOS technology. The proposed resistive networks, aiming for linear VI conversion in voltage and current references (VCRs), yield ultra-low temperature coefficient (<i>TC</i>). Optimization is carried out using a multi-objective heuristic algorithm to find the optimal placement, <i>TC</i> and sizes of the elements within the final configuration. Post-layout simulation results in a standard 0.18-μm CMOS process demonstrate the possibility of implementing sub-3 ppm/°C resistors across −40 ~ 120°C temperature range, improving the prior art by more than 5×. A modern VCR configuration is implemented based on the proposed methodology, and simulation results verify the effectiveness of the modified approach in improving the accuracy of VI conversion.</p>\n </div>","PeriodicalId":50300,"journal":{"name":"International Journal of Numerical Modelling-Electronic Networks Devices and Fields","volume":"38 2","pages":""},"PeriodicalIF":1.6000,"publicationDate":"2025-03-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Numerical Modelling-Electronic Networks Devices and Fields","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1002/jnm.70019","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

On-chip resistors are susceptible to temperature variations, affecting the performance of linear voltage-to-current (VI) conversion and vice versa. This paper introduces an approach to implement resistive networks that are highly immune to temperature variations across a wide range by combining complementary-to-absolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) resistors existing in standard CMOS technology. The proposed resistive networks, aiming for linear VI conversion in voltage and current references (VCRs), yield ultra-low temperature coefficient (TC). Optimization is carried out using a multi-objective heuristic algorithm to find the optimal placement, TC and sizes of the elements within the final configuration. Post-layout simulation results in a standard 0.18-μm CMOS process demonstrate the possibility of implementing sub-3 ppm/°C resistors across −40 ~ 120°C temperature range, improving the prior art by more than 5×. A modern VCR configuration is implemented based on the proposed methodology, and simulation results verify the effectiveness of the modified approach in improving the accuracy of VI conversion.

查看原文本刊更多论文

求助全文

约1分钟内获得全文求助全文

来源期刊

International Journal of Numerical Modelling-Electronic Networks Devices and Fields 工程技术-工程：电子与电气

CiteScore

4.60

自引率

6.20%

发文量

101

审稿时长

>12 weeks

期刊介绍： Prediction through modelling forms the basis of engineering design. The computational power at the fingertips of the professional engineer is increasing enormously and techniques for computer simulation are changing rapidly. Engineers need models which relate to their design area and which are adaptable to new design concepts. They also need efficient and friendly ways of presenting, viewing and transmitting the data associated with their models. The International Journal of Numerical Modelling: Electronic Networks, Devices and Fields provides a communication vehicle for numerical modelling methods and data preparation methods associated with electrical and electronic circuits and fields. It concentrates on numerical modelling rather than abstract numerical mathematics. Contributions on numerical modelling will cover the entire subject of electrical and electronic engineering. They will range from electrical distribution networks to integrated circuits on VLSI design, and from static electric and magnetic fields through microwaves to optical design. They will also include the use of electrical networks as a modelling medium.