Transimpedance amplifiers for large-area and ultrahigh bandwidth high-energy particle detectors

IF 2.2 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Jiayi Wang , Yichen Zhang , Yuanjun Guan , Tao Wang , Qianchuan Yi , Wenxin Jiang , Xiaopu Gu , Li Zhang , Binbing Huang , Tianyan Han , Lilei Hu
{"title":"Transimpedance amplifiers for large-area and ultrahigh bandwidth high-energy particle detectors","authors":"Jiayi Wang ,&nbsp;Yichen Zhang ,&nbsp;Yuanjun Guan ,&nbsp;Tao Wang ,&nbsp;Qianchuan Yi ,&nbsp;Wenxin Jiang ,&nbsp;Xiaopu Gu ,&nbsp;Li Zhang ,&nbsp;Binbing Huang ,&nbsp;Tianyan Han ,&nbsp;Lilei Hu","doi":"10.1016/j.vlsi.2025.102382","DOIUrl":null,"url":null,"abstract":"<div><div>In the realm of high-energy particle detection, a trade-off exists between achieving a large sensitive area and ensuring high-speed detector response. Current methodologies, such as negative Miller capacitance, have made progress in enhancing both detection area and response speed. Nevertheless, these designs frequently suffer from limitations in parasitic capacitance, especially with large detection areas, which ultimately constrains bandwidth. This study introduces a segmented-integration method combined with optimized front-end circuits to overcome these challenges. By segmenting a single large sensitive area into smaller pixels, each coupled with an independent front-end transimpedance amplifier (TIA), this design can significantly enhance the response speed while maintaining a large sensitive area. Although it complicates the overall system, the output signals from each pixel are summed to preserve the detector's large-area capability. This study has developed novel front-end circuits for both linear and Geiger modes, offering exceptional performance in terms of detector gain and bandwidth. In linear mode, a multi-channel TIA is designed to handle up to 32 pixels simultaneously, providing a gain of 50 dBΩ and 450 MHz bandwidth despite 160 pF parasitic capacitance. For Geiger mode, a novel TIA with a feedforward is proposed, providing a gain of 70 dBΩ and 450 MHz bandwidth for a pixel with a 5 pF parasitic capacitance without the need for compensating capacitors. To enable rapid single-particle counting, a four-delay trigger sampling comparator structure is designed with a sampling rate reaching 4 GS/s under process limitation. The circuits are designed in 180 nm CMOS process and verified through Sentaurus and Cadence simulation software, demonstrating excellent performance with a 68.8 mm<sup>2</sup> detection area and an ultrahigh cutoff frequency of 450 MHz.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"102 ","pages":"Article 102382"},"PeriodicalIF":2.2000,"publicationDate":"2025-02-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025000392","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

In the realm of high-energy particle detection, a trade-off exists between achieving a large sensitive area and ensuring high-speed detector response. Current methodologies, such as negative Miller capacitance, have made progress in enhancing both detection area and response speed. Nevertheless, these designs frequently suffer from limitations in parasitic capacitance, especially with large detection areas, which ultimately constrains bandwidth. This study introduces a segmented-integration method combined with optimized front-end circuits to overcome these challenges. By segmenting a single large sensitive area into smaller pixels, each coupled with an independent front-end transimpedance amplifier (TIA), this design can significantly enhance the response speed while maintaining a large sensitive area. Although it complicates the overall system, the output signals from each pixel are summed to preserve the detector's large-area capability. This study has developed novel front-end circuits for both linear and Geiger modes, offering exceptional performance in terms of detector gain and bandwidth. In linear mode, a multi-channel TIA is designed to handle up to 32 pixels simultaneously, providing a gain of 50 dBΩ and 450 MHz bandwidth despite 160 pF parasitic capacitance. For Geiger mode, a novel TIA with a feedforward is proposed, providing a gain of 70 dBΩ and 450 MHz bandwidth for a pixel with a 5 pF parasitic capacitance without the need for compensating capacitors. To enable rapid single-particle counting, a four-delay trigger sampling comparator structure is designed with a sampling rate reaching 4 GS/s under process limitation. The circuits are designed in 180 nm CMOS process and verified through Sentaurus and Cadence simulation software, demonstrating excellent performance with a 68.8 mm2 detection area and an ultrahigh cutoff frequency of 450 MHz.
求助全文
约1分钟内获得全文 求助全文
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信