Digital-to-Time Converter and Its Application to Fractional-N Frequency Synthesis: Circuits from a Systems Perspective

Wanghua Wu
{"title":"Digital-to-Time Converter and Its Application to Fractional-N Frequency Synthesis: Circuits from a Systems Perspective","authors":"Wanghua Wu","doi":"10.1109/MSSC.2024.3496833","DOIUrl":null,"url":null,"abstract":"This article provides a tutorial on digital-to-time converters (DTC), which are the core blocks of many electronic applications. Common DTC circuit topologies and major DTC timing errors are explained in detail. Various advanced DTC circuit design and calibration techniques are elaborated and demonstrated in the examples of using DTCs for high-performance CMOS fractional-N synthesizers. These techniques can be used to design DTCs for other applications as well.","PeriodicalId":100636,"journal":{"name":"IEEE Solid-State Circuits Magazine","volume":"17 1","pages":"52-68"},"PeriodicalIF":0.0000,"publicationDate":"2025-01-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Magazine","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10857730/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This article provides a tutorial on digital-to-time converters (DTC), which are the core blocks of many electronic applications. Common DTC circuit topologies and major DTC timing errors are explained in detail. Various advanced DTC circuit design and calibration techniques are elaborated and demonstrated in the examples of using DTCs for high-performance CMOS fractional-N synthesizers. These techniques can be used to design DTCs for other applications as well.
数时转换器及其在分数n频率合成中的应用:从系统角度看电路
本文提供了一个关于数字时间转换器(DTC)的教程,它是许多电子应用的核心模块。详细解释了常见的DTC电路拓扑结构和主要的DTC定时误差。各种先进的DTC电路设计和校准技术在高性能CMOS分数n合成器中使用DTC的例子中得到阐述和演示。这些技术也可用于为其他应用程序设计dtc。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
2.50
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信