Experimental validation of a high-frequency memristor emulator based on CCCCTA framework and its application in chaos circuit

IF 3 3区 计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Prashant Kumar , Basit Shafat Makhdoomi , Jagveer Singh Verma , Shweta Sonwani , Rahul Ranjan , Rajeev Kumar Ranjan
{"title":"Experimental validation of a high-frequency memristor emulator based on CCCCTA framework and its application in chaos circuit","authors":"Prashant Kumar ,&nbsp;Basit Shafat Makhdoomi ,&nbsp;Jagveer Singh Verma ,&nbsp;Shweta Sonwani ,&nbsp;Rahul Ranjan ,&nbsp;Rajeev Kumar Ranjan","doi":"10.1016/j.aeue.2024.155624","DOIUrl":null,"url":null,"abstract":"<div><div>In this article, we introduce a Memristor Emulator model employing a single analog building block i.e., the Current Controlled Current Conveyor Transconductance Amplifier (CCCCTA), along with two resistors and one capacitor. The proposed memristor emulator operates up to 1 MHz and spans over a chip area of <span><math><mrow><mn>38</mn><mo>.</mo><mn>23</mn><mspace></mspace><mi>μ</mi><mi>m</mi><mo>×</mo><mn>48</mn><mo>.</mo><mn>34</mn><mspace></mspace><mi>μ</mi><mi>m</mi></mrow></math></span>. In addition, by using a simple switch connection, the proposed emulator circuit can be configured in both incremental as well as decremental configurations. The simulation results are based on a <span><math><mo>±</mo></math></span>1.1 V power supply and have been carried out on a 180 nm CMOS technology node. The results perfectly corroborate the theoretical propositions. Besides, the design incurs a power consumption of only 2.2 mW. The performance measures of the proposed memristor model have been assessed using Monte Carlo simulations. In addition, we have also verified the theoretical findings experimentally using off-the-shelf integrated circuits. The non-ideal analysis and post-layout simulations have been added to show the effects of the parasitic resistances and capacitances on the proposed memristor emulator. The effect of noise at the input has been incorporated using computer simulation to further assess the robust nature of the design. At last, we show the applicability of the proposed emulator circuit in generating chaos as well as amoeba’s adaptive behavior.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"190 ","pages":"Article 155624"},"PeriodicalIF":3.0000,"publicationDate":"2025-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Aeu-International Journal of Electronics and Communications","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1434841124005107","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In this article, we introduce a Memristor Emulator model employing a single analog building block i.e., the Current Controlled Current Conveyor Transconductance Amplifier (CCCCTA), along with two resistors and one capacitor. The proposed memristor emulator operates up to 1 MHz and spans over a chip area of 38.23μm×48.34μm. In addition, by using a simple switch connection, the proposed emulator circuit can be configured in both incremental as well as decremental configurations. The simulation results are based on a ±1.1 V power supply and have been carried out on a 180 nm CMOS technology node. The results perfectly corroborate the theoretical propositions. Besides, the design incurs a power consumption of only 2.2 mW. The performance measures of the proposed memristor model have been assessed using Monte Carlo simulations. In addition, we have also verified the theoretical findings experimentally using off-the-shelf integrated circuits. The non-ideal analysis and post-layout simulations have been added to show the effects of the parasitic resistances and capacitances on the proposed memristor emulator. The effect of noise at the input has been incorporated using computer simulation to further assess the robust nature of the design. At last, we show the applicability of the proposed emulator circuit in generating chaos as well as amoeba’s adaptive behavior.
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
6.90
自引率
18.80%
发文量
292
审稿时长
4.9 months
期刊介绍: AEÜ is an international scientific journal which publishes both original works and invited tutorials. The journal''s scope covers all aspects of theory and design of circuits, systems and devices for electronics, signal processing, and communication, including: signal and system theory, digital signal processing network theory and circuit design information theory, communication theory and techniques, modulation, source and channel coding switching theory and techniques, communication protocols optical communications microwave theory and techniques, radar, sonar antennas, wave propagation AEÜ publishes full papers and letters with very short turn around time but a high standard review process. Review cycles are typically finished within twelve weeks by application of modern electronic communication facilities.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信